

# N-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	Order Number / Package			
BV <sub>DGS</sub>			TO-236AB*	Die		
300V	25Ω	2.4V	TN2130K1	TN2130ND		

Product marking for SOT-23:

N1T\*

where \* = 2-week alpha date code

#### **Features**

- ☐ Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- □ Low C<sub>iss</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain

#### **Applications**

- ☐ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

# **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

### **Advanced DMOS Technology**

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Option**



<sup>\*</sup>Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	$ heta_{ m jc}$ $^{\circ}$ C/W	$ heta_{ja}$ °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-236AB	85mA	200mA	0.36W	200	350	85mA	200mA

<sup>\*</sup> I<sub>D</sub> (continuous) is limited by max rated T<sub>j</sub>.


# Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	300			V	$I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$		
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.8		2.4	V	$V_{GS} = V_{DS}$ , $I_D = 1mA$		
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature			-5.5	mV/°C	$I_D = 1 \text{mA}, V_{GS} = V_{DS}$		
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V$ , $V_{DS} = 0V$		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μΑ	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating		
				100	μА	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C		
I <sub>D(ON)</sub>	ON-State Drain Current	250			mA	$V_{GS} = 10V, V_{DS} = 25V$		
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance			25	Ω	$V_{GS} = 4.5V, I_D = 120mA$		
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			1.1	%/°C	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 120mA		
G <sub>FS</sub>	Forward Transconductance		250		m	$V_{DS} = 25V, I_{D} = 100mA$		
C <sub>ISS</sub>	Input Capacitance			50				
C <sub>OSS</sub>	Common Source Output Capacitance			15	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$		
C <sub>RSS</sub>	Reverse Transfer Capacitance			5				
$t_{d(ON)}$	Turn-ON Delay Time			10		.,,		
t <sub>r</sub>	Rise Time			7	ns	$V_{DD} = 25V,$		
t <sub>d(OFF)</sub>				12		$I_D = 120 \text{mA}$ $R_{GEN} = 25\Omega$		
t <sub>f</sub>	Fall Time			15	]	OLIV.		
V <sub>SD</sub>	Diode Forward Voltage Drop			1.8	V	I <sub>SD</sub> = 120mA, V <sub>GS</sub> = 0V		
t <sub>rr</sub>	Reverse Recovery Time		400		ns	$I_{SD} = 120 \text{mA}, V_{GS} = 0 \text{V}$		

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test:  $300\mu s$  pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


# **Switching Waveforms and Test Circuit**








# **Typical Performance Curves**














# **Typical Performance Curves**

