# N-Channel Enhancement-Mode Vertical DMOS FETs

**Ordering Information** 

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package			
BV <sub>DGS</sub>			TO-243AA*	DIE		
250V	3.5Ω	1.5A	TN2425N8	TN2425ND		

Product marking for TO-243AA:

TN4C\*

where \* = 2-week alpha date code

#### **Features**

- Low threshold
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

#### **Applications**

- ☐ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

#### **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

#### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Option**



<sup>\*</sup> Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

## **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	$^{ heta_{ extsf{jc}}}$ ° <b>C/W</b>	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-243AA	480mA	1.9A	1.6W <sup>†</sup>	15	78 <sup>†</sup>	480mA	1.9A

 $<sup>^*</sup>$  I<sub>D</sub> (continuous) is limited by max rated T<sub>j</sub>.

## Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	250			V	$V_{GS} = 0V, I_D = 250\mu A$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.8			V	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature			-5.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μΑ	$V_{GS} = 0V$ , $V_{DS} = Max$ Rating	
				1.0	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating	
						$T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	ON-State Drain Current	0.8			Α	$V_{GS} = 4.5V, V_{DS} = 25V$	
		1.5			^	$V_{GS} = 10V, V_{DS} = 25V$	
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance			6.0	Ω	$V_{GS} = 3.0V, I_D = 150mA$	
` '				5.0		$V_{GS} = 4.5V, I_D = 250mA$	
				3.5		$V_{GS} = 10V, I_D = 0.5A$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			1.7	%/°C	$V_{GS} = 10V, I_D = 0.5A$	
$G_{FS}$	Forward Transconductance	500			m&	$V_{DS} = 25V, I_{D} = 250mA$	
C <sub>ISS</sub>	Input Capacitance		105	200		V 0V V 05V	
C <sub>OSS</sub>	Common Source Output Capacitance		25	100	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1.0MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance		7	40		1 – 1.0101112	
t <sub>d(ON)</sub>	Turn-ON Delay Time		5	15			
t <sub>r</sub>	Rise Time		10	25	ns	$V_{DD} = 25V,$	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time		25	35		$I_D = 500 \text{mA}$ $R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall Time		5	15		GEN	
V <sub>SD</sub>	Diode Forward Voltage Drop			1.5	V	$V_{GS} = 0V, I_{SD} = 500mA$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	$V_{GS} = 0V$ , $I_{SD} = 500$ mA	


#### Notes:

 $1. All\ D.C.\ parameters\ 100\%\ tested\ at\ 25^{\circ}C\ unless\ otherwise\ stated.\ (Pulse\ test:\ 300\mu s\ pulse,\ 2\%\ duty\ cycle.)$ 

2.All A.C. parameters sample tested.

# **Switching Waveforms and Test Circuit**







 $<sup>^{\</sup>dagger}$  Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant  $P_{\scriptscriptstyle D}$  increase possible on ceramic substrate.


**VGS** = 10**V** 


# **Typical Performance Curves**







Saturation Characteristics














## **Typical Performance Curves**














11/12/01