Supertex inc.



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)} (max)	V _{GS(th)} (max)	I _{D(ON)} (min)	Order Number / Package				
BV _{DGS}				SO-8	TO-92	DPAK	Die [†]	
400V	5.0Ω	2.0V	2.0A	TN2640LG	TN2640N3	TN2640K4	TN2640ND	

[†] MIL visual screening available.

Features

- Low threshold 2.0V max.
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- ☐ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note: See Package Outline section for dimensions.

Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{jc} °C/W	θ _{ja} °C/W	I _{DR} *	I _{DRM}
TO-92	220mA	2.0A	1.0W	125	170	220mA	2.0A
SO-8	260mA	2.0A	1.3W [†]	24	96†	260mA	2.0A
DPAK	500mA	3.0A	2.5W [†]	6.25	50	500mA	3.0A


^{*} In (continuous) is limited by max rated T_i.


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	400			V	V _{GS} = 0V, I _D = 1.0mA	
V _{GS(th)}	Gate Threshold Voltage	0.8		2.0	V	$V_{GS} = V_{DS}$, $I_D = 2.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature		-2.5	-4.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 2.0 \text{mA}$	
I _{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current			10	μΑ	$V_{GS} = 0V$, $V_{DS} = Max$ Rating	
				1.0	mA	$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I _{D(ON)}	ON-State Drain Current	1.5	3.5		Α	$V_{GS} = 5.0V, V_{DS} = 25V$	
		2.0	4.0			V _{GS} = 10V, V _{DS} = 25V	
R _{DS(ON)}	Static Drain-to-Source		3.2	5.0	Ω	$V_{GS} = 4.5V, I_D = 500mA$	
	ON-State Resistance		3.0	5.0		V _{GS} = 10V, I _D = 500mA	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			0.75	%/°C	$V_{GS} = 10V, I_D = 500mA$	
G _{FS}	Forward Transconductance	200	330		m&	$V_{DS} = 25V, I_{D} = 100mA$	
C _{ISS}	Input Capacitance		180	225		V 0V V 05V	
C _{OSS}	Common Source Output Capacitance		35	70	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1.0 MHz	
C _{RSS}	Reverse Transfer Capacitance		7.0	25			
t _{d(ON)}	Turn-ON Delay Time		4.0	15		V _{DD} = 25V,	
t _r	Rise Time		15	20	ns		
t _{d(OFF)}	Turn-OFF Delay Time		20	25	115	$I_D = 2.0A$, $R_{GEN} = 25\Omega$	
t _f	Fall Time		22	27		GEN	
V _{SD}	Diode Forward Voltage Drop			0.9	V	$V_{GS} = 0V, I_{SD} = 200 \text{mA}$	
t _{rr}	Reverse Recovery Time		300		ns	$V_{GS} = 0V, I_{SD} = 1.0A$	

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.








[†] Mounted on FR4 board, 25mm x 25mm x 1.57mm.


Typical Performance Curves



















Typical Performance Curves














12/19/01rev.1