



## N-Channel Enhancement-Mode Vertical DMOS FETs

### **Ordering Information**

| BV <sub>DSS</sub> / | R <sub>DS(ON)</sub> | V <sub>GS(th)</sub> | I <sub>D(ON)</sub> | Order Number / Package |           |          |  |
|---------------------|---------------------|---------------------|--------------------|------------------------|-----------|----------|--|
| BV <sub>DGS</sub>   | (max)               | (max) (min)         |                    | TO-236AB               | TO-243AA* | Wafer    |  |
| 350V                | 15Ω                 | 2.0V                | 750mA              | TN5335K1               | TN5335N8  | TN5335NW |  |

<sup>\*</sup> Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

#### **Features**

- Low threshold 2.0V max.
- ☐ High input impedance
- Low input capacitance
- □ Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage

### **Applications**

- ☐ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- ☐ Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches
- Modem hook switches

## **Absolute Maximum Ratings**

| Drain-to-Source Voltage           | $BV_{DSS}$      |
|-----------------------------------|-----------------|
| Drain-to-Gate Voltage             | $BV_{DGS}$      |
| Gate-to-Source Voltage            | ± 20V           |
| Operating and Storage Temperature | -55°C to +150°C |
| Soldering Temperature*            | 300°C           |

<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds

#### **Product marking for SOT-23**

**N3S**\*

Where \*=2-week alpha date code



TN3S\*


Where \* = 2-week alpha date code

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Options**



#### **Thermal Characteristics**

| Package  | I <sub>D</sub> (continuous)* | I <sub>D</sub> (pulsed) | Power Dissipation<br>@ T <sub>A</sub> = 25°C | $	heta_{ m jc}$ $^{\circ}$ C/W | θ <sub>ja</sub><br>°C/W | I <sub>DR</sub> * | I <sub>DRM</sub> |
|----------|------------------------------|-------------------------|--|--------------------------------|-------------------------|-------------------|------------------|
| TO-236AB | 110mA                        | 800mA                   | 0.36W  | 200                            | 350                     | 110mA             | 800mA            |
| TO-243AA | 230mA                        | 1.3A                    | 1.6W <sup>†</sup>                            | 15                             | 78 <sup>†</sup>         | 230mA             | 1.3A             |


 $<sup>^{\</sup>star}$   $\rm I_{\scriptscriptstyle D}$  (continuous) is limited by max rated  $\rm T_{\scriptscriptstyle j}.$ 

# Electrical Characteristics (@ 25°C unless otherwise specified)

| Symbol              | Parameter                                      | Min | Тур | Max  | Unit  | Conditions   |  |
|---------------------|--|-----|-----|------|-------|--|--|
| BV <sub>DSS</sub>   | Drain-to-Source Breakdown Voltage              | 350 |     |      | V     | $V_{GS} = 0V, I_{D} = 100 \mu A$                         |  |
| V <sub>GS(th)</sub> | Gate Threshold Voltage                         | 0.6 |     | 2.0  | V     | $V_{GS} = V_{DS}$ , $I_D = 1 \text{mA}$                  |  |
| $\Delta V_{GS(th)}$ | Change in V <sub>GS(th)</sub> with Temperature |     |     | -4.5 | mV/°C | $V_{GS} = V_{DS}$ , $I_D = 1mA$                          |  |
| I <sub>GSS</sub>    | Gate Body Leakage                              |     |     | 100  | nA    | $V_{GS} = \pm 20V, V_{DS} = 0V$                          |  |
| I <sub>DSS</sub>    | Zero Gate Voltage Drain Current                |     |     | 1.0  | μΑ    | $V_{GS} = 0V, V_{DS} = 100V$                             |  |
|                     |  |     |     | 10   | μΑ    | $V_{GS} = 0V$ , $V_{DS} = Max$ Rating                    |  |
|                     |  |     |     | 1.0  | mA    | $V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C |  |
|                     |  |     |     | 5.0  | nA    | $V_{GS} = 0V, V_{DS} = 330V$                             |  |
| I <sub>D(ON)</sub>  | ON-State Drain Current                         | 300 |     |      | mA -  | $V_{GS} = 4.5V, V_{DS} = 25V$                            |  |
|                     |  | 750 |     |      |       | $V_{GS} = 10V, V_{DS} = 25V$                             |  |
| R <sub>DS(ON)</sub> | Static Drain-to Source<br>On-State Resistance  |     |     | 15   | Ω     | $V_{GS} = 3.0V, I_D = 20mA$                              |  |
|                     |  |     |     | 15   |       | $V_{GS} = 4.5V, I_D = 150mA$                             |  |
|                     |  |     |     | 15   |       | $V_{GS} = 10V, I_D = 200mA$                              |  |
| $\Delta R_{DS(ON)}$ | Change in R <sub>DS(ON)</sub> with Temperature |     |     | 1.0  | %/°C  | $V_{GS} = 4.5V, I_D = 150mA$                             |  |
| G <sub>FS</sub>     | Forward Transconductance                       | 125 |     |      | m&    | $V_{DS} = 25V, I_{D} = 200mA$                            |  |
| C <sub>ISS</sub>    | Input Capacitance                              |     |     | 110  |       | V 0V V 05V   |  |
| C <sub>oss</sub>    | Common Source Output Capacitance               |     |     | 60   | pF    | $V_{GS} = 0V$ , $V_{DS} = 25V$<br>f = 1Mhz               |  |
| C <sub>RSS</sub>    | Reverse Transfer Capacitance                   |     |     | 22   |       |  |  |
| t <sub>d(ON)</sub>  | Turn-ON Delay Time                             |     |     | 20   |       | $V_{DD} = 25V$ ,   |  |
| t <sub>r</sub>      | Rise Time                                      |     |     | 15   |       | I <sub>D</sub> = 150mA,                                  |  |
| t <sub>d(OFF)</sub> | Turn-OFF Delay Time                            |     |     | 25   | ns    | $R_{GEN} = 25\Omega$                                     |  |
| t <sub>f</sub>      | Fall Time                                      |     |     | 25   |       |  |  |
| V <sub>SD</sub>     | Diode Forward Voltage Drop                     |     |     | 1.8  | V     | $V_{GS} = 0V, I_{SD} = 200mA$                            |  |
| t <sub>rr</sub>     | Reverse Recovery Time                          |     | 800 |      | ns    | $V_{GS} = 0V, I_{SD} = 200mA$                            |  |

#### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test:  $300\mu s$  pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.





<sup>†</sup> Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P<sub>D</sub> increase possible on ceramic substrate.