



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

| BV _{DSS} / | $ \begin{array}{c cccc} R_{DS(ON)} & I_{D(ON)} & V_{GS(th)} \\ (max) & (min) & (max) \\ \end{array} $ | V _{GS(th)} | Order Number / Package | | |
|---------------------|---|---------------------|------------------------|----------|----------|
| BV _{DGS} | | ` ' | , `,′ | TO-92 | SOW-20* |
| -40V | 2.0Ω | -2.0A | -2.4V | TP0604N3 | TP0604WG |

^{*} Same as SO-20 with 300 mil wide body.

Features

- ☐ Low threshold -2.4V max.
- ☐ High input impedance
- Low input capacitance 95pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- ☐ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- ☐ Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Absolute Maximum Ratings

| BV_{DSS} |
|-----------------|
| BV_{DGS} |
| ± 20V |
| -55°C to +150°C |
| 300°C |
| |


^{*} Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



11/12/01

Thermal Characteristics

| Package | I _D (continuous)* | I _D (pulsed) | Power Dissipation @ T _C = 25°C | $egin{array}{ccc} 	heta_{ m jc} & 	heta_{ m ja} \ 	ext{°C/W} \end{array}$ | | I _{DR} * | I _{DRM} |
|---------|---|-------------------------|--|---|-----|-------------------|------------------|
| TO-92 | -0.43A | -4.2A | 1W | 125 | 170 | -0.43A | -4.2A |
| SOW-20 | Refer to Enhancement Mode MOSFET Arrays Section | | | | | | |

 $[\]overline{{}^*\ I_D}$ (continuous) is limited by max rated $T_{j.}$


Electrical Characteristics (@ 25°C unless otherwise specified)


| Symbol | Parameter | Min | Тур | Max | Unit | Conditions | |
|---------------------|--|------|------|------|------------|--|--|
| BV _{DSS} | Drain-to-Source Breakdown Voltage | -40 | | | V | $V_{GS} = 0V$, $I_D = -2.0$ mA | |
| V _{GS(th)} | Gate Threshold Voltage | -1.0 | | -2.4 | V | $V_{GS} = V_{DS}$, $I_D = -1.0$ mA | |
| $\Delta V_{GS(th)}$ | Change in V _{GS(th)} with Temperature | | -3.0 | -4.5 | mV/°C | $V_{GS} = V_{DS}$, $I_D = -1.0$ mA | |
| I _{GSS} | Gate Body Leakage | | | -100 | nA | $V_{GS} = \pm 20V, V_{DS} = 0V$ | |
| I _{DSS} | Zero Gate Voltage Drain Current | | | -10 | μΑ | V _{GS} = 0V, V _{DS} = Max Rating | |
| | | | | -1.0 | mA | $V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C | |
| I _{D(ON)} | ON-State Drain Current | -0.4 | -0.6 | | Α | $V_{GS} = -5V, V_{DS} = -20V$ | |
| | | -2.0 | -3.3 | | | V _{GS} = -10V, V _{DS} = -20V | |
| R _{DS(ON)} | Static Drain-to-Source ON-State Resistance | | 2.0 | 3.5 | Ω | $V_{GS} = -5V, I_D = -250mA$ | |
| | | | 1.5 | 2.0 | | $V_{GS} = -10V, I_D = -1.0A$ | |
| $\Delta R_{DS(ON)}$ | Change in R _{DS(ON)} with Temperature | | 0.75 | 1.2 | %/°C | $V_{GS} = -10V, I_D = -1.0A$ | |
| G _{FS} | Forward Transconductance | 0.4 | 0.6 | | $^{\circ}$ | $V_{DS} = -20V, I_{D} = -1.0A$ | |
| C _{ISS} | Input Capacitance | | 95 | 150 | | | |
| C _{OSS} | Common Source Output Capacitance | | 85 | 120 | pF | $V_{GS} = 0V, V_{DS} = -20V$ f = 1 MHz | |
| C _{RSS} | Reverse Transfer Capacitance | | 35 | 60 | | 1 – 1 1011 12 | |
| t _{d(ON)} | Turn-ON Delay Time | | 5.0 | 8 | | | |
| t _r | Rise Time | | 7.0 | 18 | | $V_{DD} = -20V$ $I_{D} = -1.0A$ $R_{GEN} = 25\Omega$ | |
| t _{d(OFF)} | Turn-OFF Delay Time | | 10 | 15 | ns | | |
| t _f | Fall Time | | 6.0 | 19 | | | |
| V _{SD} | Diode Forward Voltage Drop | | -1.3 | -2.0 | V | $V_{GS} = 0V, I_{SD} = -1.5A$ | |
| t _{rr} | Reverse Recovery Time | | 300 | | ns | V _{GS} = 0V, I _{SD} = -1.5A | |

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit








Typical Performance Curves


















Typical Performance Curves









Capacitance vs. Drain-to-Source Voltage



On-Resistance vs. Drain Current



V_(th) and R_{DS} Variation with Temperature



Gate Drive Dynamic Characteristics

