

# **TP6420**

# POWER SUPPLY IC FOR MLS (MULTI LINE SELECTION)

## **DataSheet**

Version: 1.0 4/11/2002

#### http://www.topro.com.tw

#### HQ:

5 F, No.10, Prosperity Road 1, Science-Based Industrial Park, Hsinchu 300, Taiwan, R.O.C 300 新竹科學工業園區展業一路 10 號 5 樓

#### TPE:

5 F, No. 27, Min Chuan W. Rd. Taipei 104, Taiwan, R. O. C 104 台北市民權西路 27 號 5 樓

#### SHENZHEN:

Room 802, Tower A, World Trade Plaza, Fahong Rd., Fatian, Shenzhen, China 深圳市福田區福虹路 9 號世貿廣場 A 座 802 室(郵編:518033)

H. Q.: Te1:886-3-5632515 Fax:886-3-5641728 TPE.: Te1:886-2-25856858 Fax:886-2-25941104 SHENZHEN:TEL:755-3679985 Fax:755-3679518



## **OVERVIEW**

#### **Description**

The TP6420 is a four-line simultaneous selection method MLS (Multi Line Selection) drive power supply IC for driving liquid crystal displays. Using its CMOS charge pump-type high-efficiency voltage converter circuit, the chip is able to generate all the bias voltages required for the four-line MLS drive based on a single 3.0 V power supply input. When a system is structured from column (segment) drivers such as the TP6410, row (common) drivers such as the TP6401, and this IC, this structure is able to produce a module with extremely low power consumption when compared to a conventional drive method.

#### **Features**

◆ Power Supply Voltage: 2.4 V to 3.6 V single-input power supply

• Low Consumption Current: 450  $\mu$  A (in 6 × step-up mode, TYP)

• Standby Current:  $1 \mu A (MAX)$ 

♦ High Voltage Conversion Efficiency: 75% (6 × step-up mode, TYP)

Generates all bias voltages required for 4-line MLS driving.
 An external contrast adjustment function can also be attached.

- ◆ Equipped with an internal charge pump-type DC/DC voltage converter circuit.
- ◆ Depending on the terminal settings, the chip can be switched between 5 × step-up (compatible with 1/200 duty) and 6 × step-up (compatible with 1/240 duty).
- Built-in electric charge discharging circuit for the liquid crystal drive current (VL).
- ◆ Internal "power off" function using an external signal (XSLP).
- Equipped internally with a liquid crystal drive polarity reverse signal generator circuit.
- ◆ The terminal settings can be used to set the range of time for the polarity reversal to 2H to 17H.
- ◆ Recommended panel size: VGA, 6.3" or less
- Product being shipped in QFP form ...... (QFP12-48 pin) TP6420
   Product being shipped in chip form ...... TP6420D0A
- ◆ This product not designed for resistance to radiation.



## **Block Diagram**




Figure 1: Block Diagram



### **Explanation of Block Diagram**

• Liquid Crystal Drive Polarity Reverse Signal Generator Circuit

This circuit generates the reverse polarity signal FR from the 1H period pulse signal LP. Pins L0 to L3 can be used to set the polarity reversal interval to 2H to 17H. Moreover, so that it will be possible to drive the top and bottom screens in a 2-screen drive panel in opposite phases, this IC outputs two signals with opposite polarities of each other (FR, XFR).

Timing Signal Generator Circuit

This circuit generates the clock for the charge pump from the 1H period pulse signal LP. When the display off control signal XSLP is set to the VSS level, the clock stops and the voltage converter operation stops.

Column Driver Voltage Conversion Circuit
 This circuit generates the V2, -V2, and -V3 voltage levels required for column driving.

Row Driver Voltage Conversion Circuit

This generates the voltage (VEE) required for generating the power supply voltages (VH, VL) required for the row drivers. Using VDD as the reference, this generates either a  $5 \times$  or  $6 \times$  voltage level in the negative direction relative to the input power supply voltage. A terminal can be used to switch between the step-up modes. The contrast adjustment function is performed through the use of an external emitter follower circuit to adjust VEE to generate VL.

Row Driver Logic Circuit Part Power Supply Voltage Generator Circuit
 This generates the power supply voltage (VDDy) required by the row driver logic circuit part. This generates a voltage that is higher than the voltage level VL by an amount equal to VDD-VSS.

VH Voltage Generator Control Circuit

This is a circuit for generating the power supply voltage (VH) required for the row driver. The VH voltage can be generated by an external MOS transistor and this circuit.


VL Discharge Circuit

At power off or display off, this circuit discharges the charge reµAining on the row driver negative voltage levelside power supply voltage terminal (VL).



## **TERMINAL FUNCTIONS**

## **Terminal Layout Diagram**



| Terminal<br>No. | Terminal<br>Name | Terminal<br>No. | Terminal<br>Name | Terminal<br>No. | Terminal<br>Name | Terminal<br>No. | Terminal<br>Name |
|-----------------|------------------|-----------------|------------------|-----------------|------------------|-----------------|------------------|
| 1               | VL               | 13              | -V3B             | 25              |                  | 37              | L0               |
| 2               | C8N              | 14              | C1NB             | 26              |                  | 38              | L1               |
| 3               | VDDY             | 15              | VSS              | 27              | -V3              | 39              | L2               |
| 4               | C7N              | 16              | C1PB             | 28              | C2P              | 40              | L3               |
| 5               | VSS              | 17              | VDD              | 29              | VDD              | 41              | VSS              |
| 6               | VEE              | 18              | C4N              | 30              | C1P              | 42              | LP               |
| 7               | C6N              | 19              | -V2              | 31              | VSS              | 43              | FR               |
| 8               | VEN              | 20              | C4P              | 32              | C3N              | 44              | XFR              |
| 9               | C5N              | 21              | -V3              | 33              | V2               | 45              | XSLP             |
| 10              | HC               | 22              | VSS              | 34              |                  | 46              | XTST             |
| 11              |                  | 23              | C1N              | 35              | C3P              | 47              | AB               |
| 12              | C5P              | 24              | C2N              | 36              | VDD              | 48              | XBB              |



## **Explanation of Terminals**

## Liquid Crystal Drive Polarity Reverse Signal Generator Circuit

| Terminal<br>Name | I/O  | TP6420<br>Terminal Number | TP6420<br>PAD Number | Function   |
|------------------|------|---------------------------|----------------------|--|
| L0 to 13         | I    | 37 to 40                  | 1 to 4               | Polarity reverse time setting terminals.  These are the input terminals for setting the polarity reverse time.  The time can be set in the range of 2H to 17H. |
| Fr               | 0    | 43                        | 7                    | Polarity reverse forward phase signal terminal. This terminal outputs the signal that is generated by the polarity reverse signal generating circuit.          |
| XFR              | O 44 |                           | 8                    | Polarity reverse signal reverse phase terminal.  This outputs the signal that is in the reverse phase from the polarity reverse forward phase signal terminal. |

#### **Timing Signal Generator Circuit**

| Terminal<br>Name | I/O | TP6420<br>Terminal Number | TP6420<br>PAD Number                     | Function   |  |
|------------------|-----|---------------------------|--|--|--|
| LP               | I   | 42                        | 6  | Display data latch pulse input terminal.  This is the input terminal for generating the charge pump clock and the polarity reverse signal. It is necessary to input into this terminal a pulse signal with a period of 1H. |  |
| XSLP             | I   | 45                        | The display off control signal terminal. |  |  |

## **Column Driver Voltage Conversion Circuit**

| Terminal<br>Name | I/O | TP6420<br>Terminal Number | TP6420<br>PAD Number  | Function  |
|------------------|-----|---------------------------|---|---|
| СЗР              | (0) | 35                        | 43  | The positive-side connection terminal for the flying capacitor CP3 for generating the V2 output voltage.  |
| C3N              | (0) | 32                        | 41  | The negative-side connection terminal for the flying capacitor CP3 for generating the V2 output voltage.  |
| V2               | 0   | 33                        | 42  | V2 output voltage terminal  |
| C4P              | (0) | 20                        | 31  | The positive-side connection terminal for the flying capacitor CP4 for generating the –V2 output voltage. |
| C4N              | (0) | 18                        | 29  | The negative-side connection terminal for the flying capacitor CP4 for generating the –V2 output voltage. |
| -V2              | 0   | 19                        | 30  | -V2 output voltage terminal.  |
| C1P              | (0) | 30                        | 39  | The positive-side connection terminal for the flying capacitor CP1 for generating the –V3 output voltage. |
| C1N              | (0) | 23                        | 34  | The negative-side connection terminal for the flying capacitor CP1 for generating the –V3 output voltage. |
| C2P              | (0) | 28                        | 37  | The positive-side connection terminal for the flying capacitor CP2 for generating the –V3 output voltage. |
| C2N              | (0) | 24                        | The negative-side connection terminal for the flying CP2 for generating the –V3 output voltage. |   |
| -V3              | 0   | 21,27                     | 32,36   | –V3 output voltage terminal.  |



## **Row Driver Voltage Conversion Circuit**

| Terminal<br>Name | I/O | TP6420 Terminal<br>Number | Function   |
|------------------|-----|---------------------------|--|
| C1PB             | (0) | 16                        | The positive-side connection terminal for the flying capacitor CP1B and CP8 for generating the -V3B output voltage.  |
| C1NB             | (0) | 14                        | The negative-side connection terminal for the flying capacitor CP1B for generating the –V3B output voltage.  |
| -V3B             | 0   | 13                        | The negative V3B output voltage terminal. This is an output terminal equipped as the middle voltage level for generating the VEE output voltage.   |
| НС               | I   | 10                        | The step-up mode select terminal. When this terminal is tied VSS, then the chip is put into 5 X step-up mode. However, when it is connected to –3B, the chip is set to 6 X step-up mode. |
| C5P              | (0) | 12                        | The positive-side connection terminal for the flying capacitor CP5 and CP6 for generating the VEM output voltage.  |
| C5N              | (0) | 9                         | The negative-side connection terminal for the flying capacitor CP5 for generating the VEM output voltage.  |
| VEM              | 0   | 8                         | The VEM output voltage terminal. This is an output terminal equipped as the middle voltage level for generating the VEE output voltage.  |
| C6N              | (O) | 7                         | The negative-side connection terminal for the flying capacitor CP6 for generating the VEE output voltage. (The positive-side of CP6 is C5P.)   |
| VEE              | 0   | 6                         | The VEE output voltage terminal.  By changing the HC terminal interconnection method, it is possible to switch between the 5-level step-up mode and the 6-level step-up mode.            |

## Common Driver Logic Circuit Part Power Supply Voltage Generator Circuit

| Terminal<br>Name | I/O | TP6420 Terminal<br>Name | Function   |
|------------------|-----|-------------------------|--|
| C8N              | (0) |                         | The negative-side connection terminal for the flying capacitor CP8 for generating the VDDy output voltage. The positive connection terminal for CP8 is the same as C1PB.   |
| VDDY             | 0   |                         | The row driver logic circuit part power supply output terminal. This generates the power supply voltage required for the row driver logic circuit part. The output is higher than the VL level in the positive direction by an amount equal to the difference between VDD and VSS. |



## VH Voltage Generator Control Circuit

| Terminal<br>Name | I/O                 | TP6420<br>Terminal Number | TP6420<br>PAD Number | Function   |  |
|------------------|---------------------|---------------------------|----------------------|--|--|
| АВ               | 0                   | 47                        | 11                   | The VH output voltage generator clock terminal A. This is the clock output terminal for the external N-channel MOS transistor control.   |  |
| XBB              | 0                   | 48                        | 12                   | The VH output voltage generator clock terminal B. This is the clock output terminal for the external P-channel MOS transistor control.   |  |
| C7N              | C7N (O) 4 16 CP7 fo |                           | 16                   | The negative-side connection terminal for the flying capacitor CP7 for generating the VH output voltage. The positive-side connection terminal corresponds to the external transistor. |  |

## **VL Discharge Circuit**

| Terminal<br>Name | I/O | TP6420<br>Terminal Number | TP6420<br>PAD Number | Function  |
|------------------|-----|---------------------------|----------------------|---|
| XL               | I   | 1                         | 13                   | This is the row driver negative voltage level power supply voltage terminal.  The VL signal that is used to adjust the contrast is input to this terminal. This serves as the power supply for the VH voltage generator control circuit.  XSLP operates the discharge circuit at the VSS level. |

#### **The Test Circuit**

| Terminal<br>Name | I/O | TP6420<br>Terminal Number | TP6420<br>PAD Number | Function   |
|------------------|-----|---------------------------|----------------------|--|
| XTST             | I   | 46                        | 10                   | This is a test terminal.  Insure that this terminal is always tied to the VDD level. |

## Power Supply Terminals <Note 1>

| Terminal<br>Name | 1 1/0 |                 | TP6420<br>PAD Number | Function                                 |  |
|------------------|-------|-----------------|----------------------|--|--|
| VDD              | I     | 17,29,36*1      | 28,38,44*1           | Input power supply terminals (positive). |  |
| VSS              | I     | 5.15.22.31.41*1 | 5,17,26,33,40*1      | Input power supply terminals (negative). |  |

Note: \*1 Please connect these power supply terminals externally.



## **EXPLANATIONS OF FUNCTIONS**

### **Overview of Operation**

The TP6420 is a power supply IC for operating the 4-line simultaneous selection method MLS (Multi Line Selection) driver LCDs. Using its CMOS charge pump-type high-efficiency voltage converter circuit, this chip can produce all of the bias voltages necessary for a 4-line MLS driving based on a single 3.0 V power supply.

The voltage levels produced are as follows:

- The liquid crystal drive power supply voltages required for the column drivers (V3 = VDD, V2, VC = VSS, -V2, -V3).
- The liquid crystal drive power supply voltages required for the row drivers (VH, VC = VSS, VL).
- The power supply voltages for the logic circuits of the row driver (VDDy).

However, the row driver low voltage-side power supply voltage (VL) requires an external bipolar transistor for adjusting the contrast. Moreover, external MOS transistors (2SK\*\*\*, 2SJ\*\*\*) are required for generating the row driver high-level power supply voltage (VH).

Depending on a terminal setting, the chip can switch between 6 X step-up mode and 5 X step-up mode, with 1/240 duty and 1/200 duty, respectively. Consequently, it is possible to obtain the required voltages with µAximum efficiency.

An example of a system structure diagram for the power supply interconnections is given below:




Figure 2: The System Configuration



The relationships between voltage levels in the system shown in Figure 2 are given in the table below.




Figure 3: The Relationships Between Voltages Within the System (in 6 × step-up mode)

The logical formulas for each of the voltage levels is as given below:

|                          | step-up mode<br>nected to –V3B) .          | When in 5 x step-up mode (when HC is connected to VSS). |  |  |
|--------------------------|--|---|--|--|
| Logical Formula          | Voltage level when VDD = 3.0V and VSS = 0V | Logical Formula   | Voltage level when VDD = 3.0V and VSS = 0V |  |
| VH = -VL = 5 (VDD-VSS)-a | 15.0–α                                     | $VH = -VL = 4 (VDD-VSS)-\alpha$                         | 12.0- α                                    |  |
| V3 = VDD-VSS             | 3.0  | V3 = VDD-VSS  | 3.0  |  |
| V2 = 1/2  (VDD-VSS)      | 1.5  | V2 = 1/2 (VDD-VSS)                                      | 1.5  |  |
| VC = VSS                 | 0  | VC = VSS  | 0  |  |
| -V2 = -1/2  (VDD-VSS)    | -1.5                                       | -V2 = -1/2  (VDD-VSS)                                   | -1.5                                       |  |
| -V3 = -V3B = -(VDD-VSS)  | -3.0                                       | -V3 = -V3B = -(VDD-VSS)                                 | -3.0                                       |  |
| VEM = -3 (VDD-VSS)       | -9.0                                       | VEM = -2 (VDD-VSS)                                      | -6.0                                       |  |
| VDDy = -4 (VDD-VSS) + a  | Mode 0                                     | $VDDy = -3 (VDD-VSS) + \alpha$                          | Mode 0                                     |  |
| VL = -5 (VDD-VSS) + a    | -10.5+ $\alpha$ mode                       | $VL = -4 (VDD-VSS) + \alpha$                            | -7.5+ $\alpha$ mode 1                      |  |
| VEE = -5 (VDD-VSS)       | -15.0                                      | VEE = -4 (VDD-VSS)                                      | -12.0                                      |  |

Where  $\alpha = \text{variable} \ge 0$  (contrast adjustment)



The Liquid Crystal Drive Polarity Reverse Signal Generator Circuit

This circuit produces the polarity reverse signal from the 1H period pulse signal LP. Terminals L0 to L3 can be used to set the polarity reversed period in the range of 2H to 17H. So that the upper and lower screens can be driven in mutually opposite phases when a 2-screen drive panel is used, this IC outputs two signals with mutually opposing polarities (i.e. with opposite phases) from the FR and the XFR terminals. The timing of the output transitions is synchronized with the falling edge of the LP signal.




Figure 4: LP and FR Signal Timing Diagram

The relationship between the NLP during the polarity reversed interval and the settings of terminals L0 to L3 is as shown below:

| Termin | Terminal Settings While Polarity is Reversed |    |    |      | Function  |            |  |
|--------|--|----|----|------|-----------|------------|--|
| L3     | L2   | L1 | L0 | Time | N         | LP         |  |
|        |  | 0  | 0  | 17H  | LP Signal | 17th pulse |  |
|        | 0  | U  | 1  | 2H   | LP Signal | 2th pulse  |  |
|        | U  | 1  | 0  | 3H   | LP Signal | 3th pulse  |  |
| 0      |  | 1  | 1  | 4H   | LP Signal | 4th pulse  |  |
| 0      |  | 0  | 0  | 5H   | LP Signal | 5th pulse  |  |
|        | 1  | U  | 1  | 6H   | LP Signal | 6th pulse  |  |
|        |  | 1  | 0  | 7H   | LP Signal | 7th pulse  |  |
|        |  |    | 1  | 8H   | LP Signal | 8h pulse   |  |
|        |  | 0  | 0  | 9H   | LP Signal | 9th pulse  |  |
|        | 0  | U  | 1  | 10H  | LP Signal | 10th pulse |  |
|        | U  | 1  | 0  | 11H  | LP Signal | 11th pulse |  |
| 1      |  |    | 1  | 12H  | LP Signal | 12th pulse |  |
| 1      |  | 0  | 0  | 13H  | LP Signal | 13th pulse |  |
|        | 1  | U  | 1  | 14H  | LP Signal | 14th pulse |  |
|        | 1  | 1  | 0  | 15H  | LP Signal | 15th pulse |  |
|        |  | 1  | 1  | 16H  | LP Signal | 16th pulse |  |

Page 11 of 23 TOPRO CONFIDNETIAL 02/04/11 Print



The Timing Signal Generator Circuit

This generates the clock for the charge pump from the 1H period pulse signal LP. When the display off control signal XSLP is set to vsS, this clock stops and the IC voltage converter operation halts. The VH output voltage generator clocks AB and XBB are also produced by this circuit.




Figure 5: The AB and XBB Signal Output Timing

#### The Voltage Converter Circuit

The voltage converter circuit comprises a CMOS charge pump-type DC/DC converter. The relational diagram of the voltage converter circuits within this IC is as shown below. The numbers within parentheses in the diagram correspond to the number in "Figure 1: Block Diagram."




Figure 6: A Relational Diagram of the Voltage Converter Circuits



#### Logical Formulas for the Various Voltage Levels

| When in 6×s                               | tep-up mode          | When in 5×step -up mode                        |                         |  |  |
|---|----------------------|--|-------------------------|--|--|
| (when HC is connected to-V3B).            |                      | (when HC is connected to Vss).                 |                         |  |  |
|   | Voltage level        |  | Voltage level           |  |  |
| Logical Formula                           | when $V_{DD}=3.0V$   | Logical Formula                                | when $V_{\rm DD}$ =3.0V |  |  |
|   | and $V_{\rm ss}$ =0V |  | and $V_{\rm ss}$ =0V    |  |  |
| $V_{H} = -V_{L} = 5(V_{DD} - V_{SS}) - a$ | 15.0-α               | $V_{H} = -V_{L} = 4(V_{DD} - V_{SS}) - \alpha$ | 12.0-α                  |  |  |
| $V_3 = V_{DD} - V_{SS}$                   | 3.0                  | $V_3 = V_{DD} - V_{SS}$                        | 3.0                     |  |  |
| $V_2 = 1/2 (V_{DD} - V_{SS})$             | 1.5                  | $V_2 = 1/2 (V_{DD} - V_{SS})$                  | 1.5                     |  |  |
| $V_c = V_{SS}$                            | 0                    | $V_c = V_{SS}$                                 | 0                       |  |  |
| $-V_2 = -1/2(V_{DD} - V_{SS})$            | -1.5                 | $-V_2 = -1/2(V_{DD} - V_{SS})$                 | -1.5                    |  |  |
| $-V_3 = -V_{3B} = (V_{DD} - V_{SS})$      | -3.0                 | $-V_3 = -V_{3B} = (V_{DD} - V_{SS})$           | -3.0                    |  |  |
| $V_{DDY} = -4(V_{DD} - V_{SS}) + \alpha$  | mode=0               | $V_{DDY} = -3(V_{DD} - V_{SS}) + \alpha$       | mode=0                  |  |  |
| $V_L = -5(V_{DD} - V_{SS}) + \alpha$      | mode=0               | $V_L = -4(V_{DD} - V_{SS}) + \alpha$           | mode=0                  |  |  |
| $V_{EE}$ =- $5(V_{DD}$ - $V_{SS})$        | -15.0                | $V_{EE}$ =- 4( $V_{DD}$ - $V_{SS}$ )           | -12.0                   |  |  |

Where  $\alpha = \text{variable} \ge 0$  (contrast adjustment)

The capacitors for the charge pump can be of two different types: the flying capacitors which transition between a charged state and a discharged state, and the storage capacitor that stores charge. The clock that controls the state changes in the flying capacitors is generated by the timing signal generator circuit from the display data latch pulse input terminal LP. The operating frequency f sw of the flying capacitor is calculated as follows:

 $fSW = 1/(2 \times tCLP)$ Where t CLP is the LP frequency.

The voltage logic that is biased by both ends of the flying capacitors and storage capacitors is as shown below: (Reference "10. Example of Connections (Reference)" regarding recommended capacitance values and connection methods for the capacitors.)

Flying Capacitors and Storage Capacitors

| Capacitor<br>Name |                      | Voltage logic fo<br>Both ends of      | Column side/<br>Row side              |             |
|-------------------|----------------------|---------------------------------------|---------------------------------------|-------------|
| Naii              | 6 ★ step-cu mode 5 ★ |                                       | 5xstep-up mode                        | Row side    |
|                   | CP1                  | $V_{DD}$ - $V_{SS}$                   | $V_{ m DD}$ - $V_{ m SS}$             | Column Side |
|                   | CP4                  | $1/2(V_{DD}-V_{SS})$                  | $1/2(V_{DD}-V_{SS})$                  | Column Side |
| Flying            | CP1B                 | $V_{DD}$ - $V_{SS}$                   | $V_{\mathrm{DD}}$ - $V_{\mathrm{SS}}$ |             |
| Capacitor         | CP5                  | $2(V_{DD}-V_{SS})$                    | $V_{\mathrm{DD}}$ - $V_{\mathrm{SS}}$ |             |
| Capacitoi         | CP6                  | $2(V_{DD}-V_{SS})$                    | $2(V_{DD}-V_{SS})$                    | Row side    |
|                   | CP7                  | $5(V_{DD}-V_{SS})-\alpha$             | $4(V_{DD}-V_{SS})-\alpha$             |             |
|                   | CP8                  | $5(V_{DD}-V_{SS})-\alpha$             | $4(V_{DD}-V_{SS})-\alpha$             |             |
|                   | CB1                  | $5(V_{DD}-V_{SS})-\alpha$             | $4(V_{DD}-V_{SS})-\alpha$             |             |
|                   | CB3                  | $V_{\mathrm{DD}}$ - $V_{\mathrm{SS}}$ | $V_{ m DD}$ - $V_{ m SS}$             | Column side |
|                   | CB4                  | $1/2(V_{DD}-V_{SS})$                  | $1/2(V_{DD}-V_{SS})$                  |             |
| Storage           | CB1B                 | $V_{DD}$ - $V_{SS}$                   | $V_{\mathrm{DD}}$ - $V_{\mathrm{SS}}$ |             |
| Capacitor         | CB5                  | $2(V_{DD}-V_{SS})$                    | $V_{\mathrm{DD}}$ - $V_{\mathrm{SS}}$ |             |
| Сарасног          | CB6                  | $2(V_{DD}-V_{SS})$                    | $2(V_{DD}-V_{SS})$                    | Row side    |
|                   | CB7                  | $5(V_{DD}-V_{SS})-\alpha$             | $4(V_{DD}-V_{SS})-\alpha$             | Now side    |
|                   | CB8                  | $V_{DD}$ - $V_{SS}$                   | $V_{\mathrm{DD}}$ - $V_{\mathrm{SS}}$ |             |
|                   | CVL                  | $5(V_{DD}-V_{SS})-\alpha$             | $4(V_{DD}-V_{SS})-\alpha$             |             |




In the column driver voltage converter circuit either flying capacitor CP1 or CP2 can be omitted. When the panel is  $\mu$ Aller than a 6.3 inch VGA panel, or if one wishes to sacrifice  $\mu$ Age quality to save cost, one  $\mu$ Ay consider this omission; however, the output impedance will increase and will be outside of what is indicated in "Electrical Characteristics," and thus we recommend that you experimentally confirm the structure for each application. Switching between the step-up modes in the row driver voltage converter circuits can be done by setting the HC terminal. When the HC terminal is connected to -V3B, then the system will be in  $6 \times$  step-up mode, but when the HC terminal is connected to the vss terminal, then the system will be in  $5 \times$  step-up mode.

Furthermore, by connecting the -V3 terminal to the -V3B terminal, it is possible to omitted the flying capacitor CP1B and storage capacitor CP1B. However, when these capacitors are omitted, the output impedance will increase and will be outside of what is indicated in "Electrical Characteristics," and thus we recommend that you experimentally confirm the structure for each application.

#### The Contrast Adjustment Circuit

The row driver negative voltage-side power supply voltage VL can be adjusted and generated by an external emitter follower circuit using VEE. The contrast adjustment function is shown in the circuit connection example below:



#### The VH Voltage Generator Control Circuit

The row driver positive voltage-side power supply voltage VH can be generated from this circuit and the VH output voltage generator clocks AB, XBB, and external components. This is shown in the circuit connection example below.




Figure 8: Example of Circuit Connections for Generating the VH Voltage



#### The VL Discharge Circuit

When XSLP is put to the vss level, the VL discharge circuit within the IC is triggered, and residual charge at the row driver negative voltage-side power supply voltage terminal VL is discharged to the vss level. The VL voltage adjusted for the contrast must be input to the VL terminal. (See "The Contrast Adjustment Circuit.")

#### The VH Discharge Circuit

When XSLP is put to the vss level, the residual charge at the row driver positive voltage-side power supply terminal VH can be discharged to the vss level through an external MOS transistor. An example circuit connection is shown below.




Figure 9: The VH Discharge Circuit



## **ELECTRICAL CHARACTERISTICS**

## **The Absolute Maximum Ratings**

vss = 0V

| Thomas                         | Cianal | Rated   | Value   | Units                  | Notes                                      |
|--------------------------------|--------|---------|---------|------------------------|--|
| Item                           | Signal | Minimum | Maximum | Units                  | Notes                                      |
| Input power supply voltage 1   | Vdd    |         | 3.7     | ٧                      | VDD terminal                               |
| Input power supply voltage 2   | VI     | Vee-0.3 | 0.3     | <b>V</b>               | VL terminal                                |
| Input terminal voltage         | V1     | -0.3    | Vdd+3.0 | ٧                      | The L3 to L0, LP, XSLP, and XTST terminals |
| Input current                  | Idd    |         | 10      | mA                     | VDD,VL                                     |
| Output current 1               | Iv2    |         | 6       | mA                     | V2 terminal                                |
| Output current 2               | I-V2   |         | 6       | mA                     | -V2 terminal                               |
| Output current 3               | I-V3   |         | 5       | mA                     | -V3 terminal                               |
| Output current 4               | IVEE   |         | 1       | mA                     | VEE terminal                               |
| Output current 5               | IVDDY  |         | 0.1     | mA                     | VDDy terminal                              |
| Allowable loss                 | PD     |         | 100     | mW                     | <b>3≛</b> 55 °C                            |
| Operating temperature          | Topr   | -30     | 85      | $^{\circ}\!\mathbb{C}$ |  |
| Storage temperature            | Tstg   | -55     | 150     | $^{\circ}\!\mathbb{C}$ |  |
| Soldering temperature and time | Tsol   |         | 260×10  | °C× S                  | At the lead                                |

Notes: \*1 Do not apply a voltage from the outside to the output terminals nor to the capacitor connection terminals.

Notes: \*2 Operating failures and/or permanent damage may occur if this chip is used under conditions exceeding the absolute maximum ratings listed above. Moreover, the reliability of this chip may be dramatically compromised even if the chip continues to function normally for a time.

Page 16 of 23 TOPRO CONFIDNETIAL 02/04/11 Print



#### DC Characteristics

When not otherwise specified:  $Ta = -30^{\circ}C$  to  $+85^{\circ}C$ , vss = 0V,  $6 \times step-up$ , vl = vee + 0.6V, Standard connections <Note 1>, LP period = 69ms, LP width = 1ms.

| Thom                                     | Cumbal | Parameters   |                 | Standards |     |         | Units   | Notes |
|--|--------|--|-----------------|-----------|-----|---------|---------|-------|
| Item                                     | Symbol | Paran  | raianieteis     |           | Тур | Max     | Units   | notes |
| Input power supply voltage               | VDD    |  |                 | 2.4       | 3.0 | 3.6     | V       |       |
| Input power Supply voltage               | VL     |  | -               | VEE+0.6   |     | -V3     | ٧       |       |
| High level input voltage                 | VIH    | Applicable terminals:  |                 | 0.8VDD    |     | VDD     | ٧       |       |
| Low level input voltage                  | VIL    | XTST VDD = 2.4 to 3.6  | V               | 0         |     | 0.2VDD  | >       |       |
| Input leakage current                    | ILIN   | <b>¥\$⁄3</b> ≤VDD,VDD=   | =2.4 to 3.6V    | -0.5      |     | 0.5     | $\mu$ A |       |
| V2 output                                | V2     | IO=2mA   | VDD=2.4V        | 1.148     |     | 1.2     | ٧       |       |
| Voltage                                  | ٧Z     | (to Vss)   | VDD=2.7V        | 1.298     |     | 1.35    |         |       |
| - V2 output                              | -V2    | IO=2mA   | VDD=2.4V        | -1.2      |     | -1.120  | V       | 2     |
| Voltage                                  | - V Z  | (to Vss)   | VDD=2.7V        | -1.35     |     | -1.272  |         |       |
| -V3 output                               | -V3    | IO=1mA   | VDD=2.4V        | -2.4      |     | -2.340  | V       | 2     |
| Voltage                                  | ٧٥     | (to Vss)   | VDD=2.7V        | -2.7      |     | -2.644  |         |       |
| VEE output                               | VEE    | IO=0.4mA   | VDD=2.4V        | -12.0     |     | -11.2   | ٧       |       |
| Voltage                                  | VLL    | (to Vss)   | VDD=2.7V        | -13.5     |     | -12.7   |         |       |
| VDDy output                              | Mode 0 | IO=0.02mA  | VDD=2.4V        | VL+2.33   |     | VL+2.40 | V       |       |
| Voltage                                  | Mode 0 | (to VL)  | VDD=2.7V        | VL+2.63   |     | VL+2.70 |         |       |
| Output                                   |        | Applicable   | VDD=2.4V        |           |     | 16      | Ω       | 3     |
| Resistor 1                               | Ron1   | terminal:C7N<br>IOH=-0.2mA VDD=2.7V  |                 |           |     | 15      |         |       |
| Output                                   |        | Applicable VDD=2.4V  |                 |           |     | 21      | Ω       | 3     |
| Resistor 1                               | Ron2   | terminal:C7N<br>IOH=0.2mA  | VDD=2.7V        |           |     | 20      |         |       |
| High level<br>Output voltage             | VOH    | Applicable terminal:C7N  | IOH=-20 $\mu$ A | VDD-0.1   |     | VDD     | ٧       |       |
| Low level<br>Output voltage              | VOL    | XBB,AB,FR,XFR<br>VDD=2.4 to 3.6V   | IOH=20 $\mu$ A  | 0         |     | 0.1     | ٧       |       |
| Consumption                              | IOPR5  | 5 × step-up, no load vpd = 3.0V  |                 |           | 250 | 330     | $\mu$ A |       |
| Current                                  | IOPR6  | 6 × step-up, no load vpd = 3.0V  |                 |           | 340 | 470     | $\mu$ A |       |
| Static current                           | IQ     | VDD = 2.4 to 3.6V, XSLP = 0V   |                 |           |     | 5       | $\mu A$ |       |
| Step-up Power<br>Converter<br>efficiency | Peff   | 6 × step-up, VDD = 3.0V<br>The load conditions were as follows:<br>V2: IO = 2mA<br>VL: IO = 0.4mA<br>VDDy: IO = 0.02mA |                 |           | 88  |         | %       |       |

#### Notes:

- 1. For standard connections, see "Example of Connections (Reference)."
- 2. Measured in a state where negative charges were not applied to -v2 and -v3 simultaneously.
- 3. The measurement circuits and timing of the output resistance 1 RON1, and output resistance 2 RON2 are as shown below.






Figure 10: The RON1 Measurement Circuit Figure

Figure 11: The RON2 Measurement Circuit




Figure 12: The Measurement Timing using RON1 and RON2



#### **AC Characteristics**

The AC test parameters:

• Input voltage level: VIH = 0.8 VDD V

VIL = 0.2 VDD V

• Input signal rise time:  $Tr = \mu Ax 10 \text{ ns}$ 


• Input signal fall time: Tf =  $\mu$ Ax 10 ns

VDD = 2.4 to 3.6 V

vss = 0 V

 $Ta = -30 \text{ to } 85 \text{ }^{\circ}\text{C}$ 

## **Input Timing Characteristics**



| Item           | Symbol | Ratings |          |      | Units   | Notes |
|----------------|--------|---------|----------|------|---------|-------|
| Item           | Symbol | Min     | Тур      | Max  | Ollits  | Notes |
| LP Period      | tCLP   | 50      | 65 to 90 | 125  | $\mu$ s | *1    |
| LP Pulse Width | tWLP   | 70      |          | 2000 | ns      | · 1   |

Note \*1 While the chip continues to function with LP pulse widths in excess of 2000 ns, the wider the LP pulse width, the higher the output impedance of the various output voltages. For this IC, although we are recommending inputting of LP signals through the LP pin as the basic clock, inputting of other signals through the LP pin will also provide the same characteristics as far as the signals being input can satisfy the above specifications.


#### (Reference) LP Period

| Frame Frequency | Duty  | LP Period           |
|-----------------|-------|---------------------|
| 40              | 1/200 | $125 \mu\mathrm{s}$ |
| 60              | 1/200 | 83 μ s              |
| 60              | 1/240 | 69 μ s              |
| 80              | 1/240 | 52 μ s              |

Page 19 of 23 TOPRO CONFIDNETIAL 02/04/11 Print



## **Output Timing Characteristics**



LP pulse width = 1ms, 6 X step-up voltage, VL = VEE + 0.6V, Standard Connections

| Item  | Signal Applicable |           | Load       | Rated Values |      | Units  |
|---|-------------------|-----------|------------|--------------|------|--------|
| Item  | Sigilal           | Terminals | Conditions | Min          | Max  | Ullits |
| FR signal rise delay time                   | tFRR              | FR, XFR   | CI - FOrF  | 330          | 3300 | ns     |
| FR signal fall delay time                   | tFRF              | FR, XFR   | CL = 50pF  | 330          | 3300 | ns     |
| AB signal rise delay time                   | tABR              | AB        |            | 230          | 2000 | ns     |
| AB signal fall delay time                   | tABF              | AB        |            | 180          | 1900 | ns     |
| XBB signal rise delay time                  | tBBR              | XBB       | *2         | 130          | 1100 | ns     |
| XBB signal fall delay time                  | tBBF              | XBB       | . 2        | 280          | 3200 | ns     |
| Rising edge output phase differential time  | tOFFR             | AB,XBB    |            | 1000         | 2400 | ns     |
| Falling edge output phase differential time | tOFFF             | AB,XBB    |            | 1000         | 2200 | ns     |
| C7N signal falling edge delay time          | tC7F              | C7N       | *3         | 270          | 2400 | ns     |
| C7N signal rising edge delay time           | tC7R              | C7N       | . 3        | 490          | 3800 | ns     |


Note \*2 When 2SJ185, 2SK1399 (µAnufactured by NEC) are used.

Note \*3 With a load with standard connections.



## **EXAMPLE OF CONNECTIONS (REFERENCE)**

Standard Connections for the  $6 \times$  step-up mode.





| <b>Capacitor Name</b> | Capacitance Value(µF) | Capacitor Name | Capacitance Value(µF) |
|-----------------------|-----------------------|----------------|-----------------------|
| CP1                   | 4.7                   | CB1            | 4.7                   |
| CP4                   | 4.7                   | CB3            | 4.7                   |
| CP5                   | 2.2                   | CB4            | 4.7                   |
| CP6                   | 2.2                   | CB5            | 2.2                   |
| CP7                   | 1.0                   | CB6            | 2.2                   |
| CP8                   | 1                     | CB7            | 1.0                   |
| CP1B                  | 4.7                   | CB8            | 1                     |
| CVL                   | 1.0                   | CB1B           | 4.7                   |

The capacitance values for the capacitors are the recommended value for a 6.3 inch VGA liquid crystal panel. The characteristics shown in "Electrical Characteristics" are the characteristics obtained when capacitors with the values shown above are used. Consequently, while one  $\mu$ Ay consider reducing the capacitance values of these capacitors when a liquid crystal panel s $\mu$ Aller than a 6.3-inch VGA screen is used, in such a case the output impedance would increase, and thus we recommend experimental verification for each product type, and that the capacitance values be set such that the liquid crystal drive voltages are stable.

POWER SUPPLY IC FOR MLS
Jun-2002

## **EXTERNAL DIMENSIONS (REFERENCE)**

Note: These dimensions are subject to change without notice.

