INTEGRATED CIRCUITS

DATA SHEET

UAA3540TSDECT receiver

Product specification
File under Integrated Circuits, IC17

2000 Feb 15





DECT receiver UAA3540TS

FEATURES

- Single-chip RF plus IF
- · Integrated channel filter
- · Low component count
- No production trimming
- High dynamic range
- Low power
- 3.2 V operation
- Built-in power-down mode.

GENERAL DESCRIPTION

The UAA3540TS is a low-power, highly integrated circuit, for Digital Enhanced Cordless Telecommunication (DECT) applications.

It features a fully integrated channel selection filter, an analog Received Signal Strength Indicator (RSSI) and a switched demodulator output to interface to Philips Semiconductors ABC baseband chip. The circuit can be fully powered down during the idle locked state.

QUICK REFERENCE DATA

 V_{CC} = 3.2 V; T_{amb} = 25 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage	over T _{amb}	3.0	3.2	3.6	V
I _{CC}	supply current		_	34	45	mA
I _{CC(pd)}	power-down mode supply current		_	10	50	μΑ
T _{amb}	ambient temperature		-10	_	+60	°C

ORDERING INFORMATION

TYPE		PACKAGE						
NUMBER	NAME	DESCRIPTION VERSI						
UAA3540TS	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1					

DECT receiver UAA3540TS


BLOCK DIAGRAM



DECT receiver UAA3540TS

PINNING

_		
SYMBOL	PIN	DESCRIPTION
GND _(LO)	1	local oscillator ground
PD	2	power-down control input (logic 1 disables the chip)
V _{CC(RF)}	3	RF positive supply voltage
GND _(RF)	4	RF ground
RFA	5	RF balanced input A
RFB	6	RF balanced input B
GND _(IF)	7	IF ground
RSET	8	set filter (connect to external resistor)
TEST1	9	test 1 (connect to GND)
SLCCTR	10	slicer threshold switch control input (logic 1 closes the switch)
DATA-	11	switched demodulator output
TEST2	12	test 2 (connect to GND)
DATA+	13	demodulator digital signal output
TEST3	14	test 3 (connect to V _{CC})
RSSI	15	received signal strength intensity voltage output
V _{CC(IF)}	16	IF positive supply
LOA	17	local oscillator balanced input A
LOB	18	local oscillator balanced input B
V _{CC(LO)}	19	local oscillator positive supply
TEST4	20	test 4 (connect to GND)
		1



DECT receiver UAA3540TS

FUNCTIONAL DESCRIPTION

General

The UAA3540TS is a fully integrated RF plus IF strip and demodulator for DECT applications. It provides all the required channel filtering over the DECT band and generates analog RSSI and a data output for the baseband chip. Very few off-chip components are required and should not require trimming in normal applications. The chip is designed to operate from a power supply voltage which can fall to 3.0 V, and features full power-down capabilities.

The inputs are an RF antenna signal and a Local Oscillator (LO) signal. The RF antenna signal is from a band filter or antenna switch. The higher frequency LO signal is from an external Voltage Controlled Oscillator (VCO).

The outputs are an RSSI voltage, representing the instantaneous signal strength, and DATA- and DATA+ which are two high-level demodulator output signals. DATA- is switched by SLCCTR to generate a threshold voltage for the internal slicer, and DATA+ is the comparator digital output.

Filter

The integrated filter provides all the channel selectivity required for the DECT receiver. An external resistor of 18 k Ω must be connected to RSET (pin 8).

Limiter and RSSI

The main purpose of the limiter circuit is to reduce the dynamic range of the signals presented to the demodulator; these have a dynamic range greater than 60 dB.

The limiter also provides the RSSI output voltage. The RSSI output has very little filtering applied, and it is assumed that external circuits will be used to provide the time constant and peak holding required by the DECT specification.

Demodulator

The demodulator produces an output voltage directly proportional to the instantaneous frequency of the received signal. The output stage of the demodulator contains a data filter to remove high frequencies from the signal, prior to data slicing.

The demodulator provides a continuous output timing signal that is applied to an internal data slicer. The same signal is also switched to generate the threshold voltage of the slicer during the initial DECT bit sequence.

Power-down

The power-down control input (pin 2) allows the current consumption of the chip to be reduced to a very low level when it is connected to V_{CC} . In this state, some voltages in the chip become indeterminate requiring time for the receiver to stabilize after power-up.

DECT receiver UAA3540TS

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC}	supply voltage	-0.3	+3.6	٧
V _{i(PD)} ; V _{i(SLCCTR)}	input voltage on pins PD and SLCCTR	-0.3	+3.6	V
P _{i(max)}	maximum input power	_	15	dBm
T _{j(max)}	maximum operating junction temperature	_	150	°C
P _(max)	maximum power dissipation in quiet air	_	180	mW
T _{stg}	storage temperature	-55	+125	°C

HANDLING

All pins withstand 1500 V ESD test in accordance with "EIA/JESD22-A114 Class1 (Feb. 96)".

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	152	K/W

DC CHARACTERISTICS

 V_{CC} = 3.2 V; T_{amb} = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (Pin	s V _{CC(LO)} , V _{CC(RF)} and V _{CC(IF)})			•		
V _{CC}	supply voltage	T _{amb} ≥ 25 °C	3.0	3.2	3.6	V
Icc	supply current		_	34	45	mA
I _{CC(pd)}	power-down mode supply current		_	10	50	μΑ
Interface lo	gic input signal levels (Pins PD and SLCCTF	R)				
V _{IH}	HIGH-level input voltage		1.4	_	V _{CC}	V
V _{IL}	LOW-level input voltage		-0.3	_	+0.4	V
I _{i(bias)}	input bias current	logic 1 or 0	- 5	_	+5	μΑ

DECT receiver UAA3540TS

AC CHARACTERISTICS

 V_{CC} = 3.2 V; T_{amb} = 25 °C; modulation deviation Δf = 288 kHz; measured on Philips Semiconductors characterization board at the RF balun input; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pin RSSI					1	•
V _{RSSI}	RSSI output voltage monotonic over range	with -36 dBm at RF input	-	1.7	2	٧
	−96 to −36 dBm	with -96 dBm at RF input	_	0.3	_	٧
t _{wake}	period between power-up signal and valid RSSI output (wake-up time)	no external capacitor on the RSSI output	_	25	40	μs
Systems				•		
S _{B.3}	sensitivity of RF input	BER ≤ 10 ⁻³ ; note 1	_	-95	-93	dBm
S _{B.5}	sensitivity of RF input	BER ≤ 10 ⁻⁵ ; note 1	_	-92	-76	dBm
IM ₃	intermodulation rejection	unwanted interferers level in channels N + 2 and N + 4 referred to wanted at -83 dBm in channel 5 for BER < 10 ⁻³ ; note 1	33	40	_	dBc
R _{co}	co-channel rejection	co-channel interferer level referred to wanted at -76 dBm both in channel 5 for BER < 10 ⁻³ ; note 1	-10	-8	_	dBc
R _{j(N + 1)}	adjacent channel rejection	adjacent channel interferer level referred to wanted at -76 dBm in channel 5 for BER < 10 ⁻³ ; note 1	13	19	_	dBc
R _{j(N + 2)}	bi-adjacent channel rejection	bi-adjacent channel interferer level referred to wanted at -76 dBm in channel 5 for BER < 10 ⁻³ ; note 1	34	40	_	dBc
$R_{j(N+\geq 3)}$	≥3 channels rejection	$N \ge 3$ adjacent channel interferer level referred to wanted at -76 dBm in channel 5 for BER < 10^{-3} ; note 1	40	44	_	dBc
$BI_{\Delta f} > 6 \text{ MHz}$	rejection of a blocking signal in the range $I_f - f_{cl} > 6 \text{ MHz}$	unwanted CW level referred to wanted at -83 dBm in channel 5 for BER < 10 ⁻³ ; note 1	37	55	_	dBc
Bl _{near} 1	rejection of a blocking signal in the ranges: $ f_{(RF)(min)} - 100 \text{ MHz} < f < f_{(RF)(min)} - 5 \text{ MHz}; $ $ f_{(RF)(max)} + 5 \text{ MHz} < f < f_{(RF)(max)} + 100 \text{ MHz} $		52	58	_	dBc
Bl _{near} 2	rejection of a blocking signal in the ranges: $ f_{(RF)(min)} - 300 \text{ MHz} < f < f_{(RF)(min)} - 100 \text{ MHz}; \\ f_{(RF)(max)} + 100 \text{ MHz} < f < f_{(RF)(max)} + 300 \text{ MHz} $		52	58	_	dBc


DECT receiver UAA3540TS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Bl _{farlow}	rejection of a blocking signal in the range: 25 MHz < f <f<sub>(RF)(min) - 300 MHz</f<sub>	unwanted CW level referred to wanted at -83 dBm in channel 5 for BER < 10 ⁻³ ; note 1	37	58	-	dBc
Bl _{farhigh}	rejection of a blocking signal in the range: $f_{(RF)(max)} + 300 \; \text{MHz} < f < 4.32 \; \text{GHz}$	unwanted CW level referred to wanted at -83 dBm in channel 5 for BER < 10^{-3} ; note 1; except 3 occurrences at F_{G1} , F_{G2} and F_{G3} as defined in TBR6	47	58	_	dBc
BF _{G1}	rejection of a blocking signal in occurrence around: F _{G1} = 2835.648 MHz	unwanted CW level referred to wanted at -83 dBm in channel 5 for BER < 10 ⁻³ ; note 1	37	45	_	dBc
BF _{G2}	rejection of a blocking signal in occurrence around: F _{G1} = 3150.144 MHz		37	49	_	dBc
BF _{G3}	rejection of a blocking signal in occurrence around: F _{G1} = 3779.136 MHz		20	30	_	dBc
Receive se	ection		•	•	•	
R _{i(RF)}	RF input resistance (real part of the parallel input impedance)	balanced; at 1890 MHz	_	70	_	Ω
C _{i(RF)}	RF input capacitance (imaginary part of the parallel input impedance)		_	0.8	_	pF
f _{(RF)(max)}	maximum RF input frequency		_	_	1930	MHz
f _{(RF)(min)}	minimum RF input frequency		1880	_	_	MHz
RL _{i(RF)(m)}	return loss on matched RF input	balanced; note 1	11	15	_	dB
Local osci	llator section	•		•		
R _{i(lo)}	LO input resistance (real part of the parallel input impedance)	balanced; at 1890 MHz	_	140	_	Ω
C _{i(lo)}	LO input capacitance (imaginary part of the parallel input impedance)		_	0.3	-	pF
RL _{i(lo)}	return loss on matched LO input	balanced; note 2	9	12	-	dB
P _{i(lo)}	LO input power level		_	-15	_	dBm
Demodulat	tor section	•		•		
G _{dem}	demodulator gain		_	1.5	_	V/MHz


Notes

- 1. Measured on the Philips Semiconductors characterisation board at the RF balun input.
- 2. Measured on the Philips Semiconductors characterisation board at the LO balun input.

DECT receiver UAA3540TS



APPLICATION INFORMATION




DECT receiver UAA3540TS

PACKAGE OUTLINE

SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm

SOT266-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.5	0.15 0	1.4 1.2	0.25	0.32 0.20	0.20 0.13	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.45	0.65 0.45	0.2	0.13	0.1	0.48 0.18	10° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	ENCES		EUROPEAN	ICCUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT266-1		MO-152				-95-02-22 99-12-27	

DECT receiver UAA3540TS

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300~^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

2000 Feb 15

DECT receiver UAA3540TS

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD					
PACKAGE	WAVE	REFLOW ⁽¹⁾				
BGA, SQFP	not suitable	suitable				
HLQFP, HSQFP, HSOP, HTSSOP, SMS	not suitable ⁽²⁾	suitable				
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable				
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable				
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable				

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

DECT receiver UAA3540TS

NOTES

DECT receiver UAA3540TS

NOTES

DECT receiver UAA3540TS

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,

Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,

Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),

Tel. +39 039 203 6838. Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,

Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP. Brazil.

Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,

ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 2000 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403506/02/pp16

Date of release: 2000 Feb 15

Document order number: 9397 750 06422

SCA69

Let's make things better.





