

Dual Channel Low Capacitance ESD Protection Array UM5202EEDF SOT143

General Description

UM5202EEDF is surge rated diode arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive components which are connected to data and transmission lines from over-voltage caused by ESD (electrostatic discharge).

The unique design incorporates surge rated, low capacitance steering diodes and a TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. The internal TVS diode prevents over-voltage on the power line, protecting any downstream components.

The low capacitance array configuration allows the user to protect two high-speed data or transmission lines. The low inductance construction minimizes voltage overshoot during high current surges. This device is optimized for ESD protection of portable electronics. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).

Applications


- USB 2.0
- USB OTG
- Monitors and Flat Panel Displays
- Digital Visual Interface (DVI)
- High-Definition Multimedia Interface (HDMI)
- SIM Ports
- IEEE 1394 Firewire Ports

Features

- Transient Protection for High-Speed Data Lines to IEC 61000-4-2 (ESD) $\pm 15\text{kV}$ (Air), $\pm 8\text{kV}$ (Contact)
- Array of Surge Rated Diodes with Internal TVS Diode
- Protects Two I/O Lines & Power Line
- Low Capacitance ($<2\text{pF}$) for High-Speed Interfaces
- No Insertion Loss to 2.0GHz
- Low Leakage Current and Clamping Voltage
- Low Operating Voltage: 5.0V
- Solid-State Silicon-Avalanche Technology

Pin Configurations

Top View



Ordering Information

Part Number	Working Voltage	Packaging Type	Channel	Marking Code	Shipping Qty
UM5202EEDF	5.0V	SOT143	2	U2A	3000pcs /7Inch Tape & Reel

Absolute Maximum Ratings

RATING	SYMBOL	VALUE	UNITS
Peak Pulse Power (tp = 8/20 μs)	P _{pk}	150	Watts
Peak Pulse Current (tp = 8/20 μs)	I _{pp}	6	A
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	V _{ESD}	±15 ±8	kV
Operating Temperature	T _J	-55 to +125	°C
Storage Temperature	T _{STG}	-55 to +150	°C

Electrical Characteristics (Note 1)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reverse Stand-Off Voltage	V _{RWM}				5.0	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA, Pin 4 to Pin1	6.0			V
Reverse Leakage Current	I _R	V _{RWM} = 5V, T=25 °C, Pin4 to Pin1			2	μA
Clamping Voltage	V _C	I _{pp} = 1A, 8/20 μs, Any pin to pin1			15	V
Clamping Voltage	V _C	I _{pp} = 6A, 8/20 μs, Any pin to pin1			25	V
Junction Capacitance	C _j	V _R = 0V, f = 1MHz, Any I/O pin to pin1			2	pF
		V _R = 0V, f = 1MHz , Between I/O pins			1	pF
		V _R = 0V, f = 1MHz, Pin4 to pin1		60		pF
		V _R = 2.5V, f = 1MHz, Pin4 to pin1		40		pF
Reverse Recovery Time	T _{rr}	Pin1to Pin4		40		ns
		Pin1 to I/O Pin		160		ns
		Pin4 to I/O Pin		45		ns

Note 1: I/O pins are pin 2, 3.

Applications Information

Device Connection Options for Protection of two High-Speed Data Lines

This device is designed to protect data lines by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 2, 3. Pin 1 should be connected directly to a ground plane. The path length is kept as short as possible to minimize parasitic inductance. The positive reference is connected at pin 4. The options for connecting the positive reference are as follows:

1. To protect data lines and the power line, connect pin 4 directly to the positive supply rail (VCC). In this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents over-voltage on the supply rail.
2. In applications where the supply rail does not exit the system, the internal TVS may be used as the reference. In this case, pin 4 is not connected. The steering diodes will begin to conduct when the voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).


Matte Tin Lead Finish

Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.


Package Information

UM5202EEDF SOT143


Outline Drawing



Land Pattern



Tape and Reel Orientation



IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.



Union Semiconductor, Inc

Add: Unit 606, No.570 Shengxia Road, Shanghai 201210

Tel: 021-51093966

Fax: 021-51026018

Website: www.union-ic.com