

MOS INTEGRATED CIRCUIT μ PD64A, 65

4-BIT SINGLE-CHIP MICROCONTROLLERS FOR INFRARED REMOTE CONTROL TRANSMISSION

DESCRIPTION

The μ PD64A and 65 feature low-voltage 2.0 V operation, and incorporate a carrier generator for infrared remote control transmission, a standby release function through key entry, and a programmable timer, making them ideal for infrared remote control transmitters.

A one-time PROM product, the μ PD6P5 is also available for program evaluation or small-quantity production.

FEATURES

- Program memory (ROM)
- μPD64A: 1002 × 10 bits
- μPD65: 2026 × 10 bits
- Data memory (RAM): 32×4 bits
- · On-chip carrier generator for infrared remote control
- 9-bit programmable timer: 1 channel
- Instruction execution time: 16 μ s (when operating at fx = 4 MHz: ceramic oscillation)
- Stack levels: 1 (stack RAM is also used for data memory RF)

8

2

- I/O pins (Kı/o):
- Input pins (Kı):
 4
- Sense input pin (S₀, S₂):
- S₁/LED pin (I/O): 1 (when in output mode, this is the remote control transmission display pin.)
- Power supply voltage: VDD = 2.0 to 3.6 V
- Operating ambient temperature: $T_A = -40$ to $+85^{\circ}C$
- Oscillation frequency: fx = 2.4 to 8 MHz
- On-chip POC circuit

APPLICATIONS

Infrared remote control transmitters (for AV and household electric appliances)

Unless otherwise specified, the μ PD65 is treated as the representative model throughout this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ORDERING INFORMATION


Part Number	Package
μPD64AMC-×××-5A4	20-pin plastic SSOP (7.62 mm (300))
μ PD65MC- \times ×-5A4	20-pin plastic SSOP (7.62 mm (300))

Remark ××× indicates ROM code suffix.

PIN CONFIGURATION (TOP VIEW)


20-Pin Plastic SSOP (7.62 mm (300))

- μPD64AMC-×××-5A4
- μPD65MC-×××-5A4



Caution The pin numbers of K₁ and K_{1/0} are in the reverse order of the μ PD6600A and 6124A.

BLOCK DIAGRAM



LIST OF FUNCTIONS

Item	μ PD64A	μ PD65	μ PD6P5
ROM capacity	1002 × 10 bits	2026 × 10 bits	
	Mask ROM		One-time PROM
RAM capacity	32×4 bits		
Stack	1 level (multiplexed with F	RF of RAM)	
I/O pins	• Key input (Kı):	4	
	• Key I/O (Kı/o):	8	
	• Key extended input (So,	S1, S2): 3	
	Remote control transmis	sion display output (LED): 1 (al	ternate function as S1 pin)
Number of keys	• 32		
	• 56 (when extended by k	ey extension input)	
Clock frequency	Ceramic oscillation		Ceramic oscillation
	• fx = 2.4 to 8 MHz		• fx = 2.4 to 4.8 MHz
Instruction execution time	16 μs (fx = 4 MHz)		
Carrier frequency	fx/8, fx/16, fx/64, fx/96, fx/1	28, fx/192, no carrier (high leve	el)
Timer	9-bit programmable timer:	1 channel	
POC circuit	On chip		
Supply voltage	VDD = 2.0 to 3.6 V		V _{DD} = 2.2 to 3.6 V
Operating ambient temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$		
Package	20-pin plastic SSOP (7.62	mm (300))	

 \star

CONTENTS

1.	PIN	FUNCTIONS	6
	1.1	List of Pin Functions	6
	1.2	Pin I/O Circuits	7
	1.3	Recommended Connection of Unused Pins	8
2.		ERNAL CPU FUNCTIONS	9
	2.1	Program Counter (PC)	9
	2.2	Stack Pointer (SP)	9
	2.3	Address Stack Register (ASR (RF))	9
	2.4	Program Memory (ROM)	
	2.5	Data Memory (RAM)	
	2.6	Data Pointer (DP)	
	2.7	Accumulator (A)	
	2.8	Arithmetic and Logic Unit (ALU)	
	2.9	Flags	12
		2.9.1 Status flag (F)	12
		2.9.2 Carry flag (CY)	13
3.	POR	T REGISTERS (PX)	14
•	3.1	Ki/o Port (P0)	
	3.2	Ki Port/Special Port (P1)	
	0.2	3.2.1 Ki port (P11: bits 4 to 7 of P1)	
		3.2.2 S ₀ port (bit 2 of P1)	
		3.2.3 S1/LED port (bit 3 of P1)	
		3.2.4 S ₂ port (bit 3 of 1 1)	
	3.3	Control Register 0 (P3)	
	3.4	Control Register 1 (P3)	
	3.4		10
4.	TIM	ER	19
	4.1	Timer Configuration	19
	4.2	Timer Operation	20
	4.3	Carrier Output	21
	4.4	Software Control of Timer Output	21
5.	STA	NDBY FUNCTION	22
	5.1	Outline of Standby Function	
	5.2	Standby Mode Setting and Release	23
	5.3	Standby Mode Release Timing	25
6.	RES	ET	26
7.	POC	CIRCUIT	27
	7.1	Functions of POC Circuit	28
	7.2	Oscillation Check at Low Supply Voltage	28
8.	SYS	TEM CLOCK OSCILLATOR	29

9.	INST	RUCTION SET	30
	9.1	Machine Language Output by Assembler	30
	9.2	Circuit Symbol Description	31
	9.3	Mnemonic to/from Machine Language (Assembler Output) Contrast Table	32
	9.4	Accumulator Operation Instructions	36
	9.5	I/O Instructions	39
	9.6	Data Transfer Instructions	40
	9.7	Branch Instructions	42
	9.8	Subroutine Instructions	43
	9.9	Timer Operation Instructions	44
	9.10	Other Instructions	45
10.		EMBLER RESERVED WORDS	
	10.1	Mask Option Quasi Directives	47
		10.1.1 OPTION and ENDOP quasi directives	47
		10.1.2 Mask option definition quasi directive	47
11.	ELE	CTRICAL SPECIFICATIONS	48
12.	CHA	RACTERISTIC CURVES (REFERENCE VALUES)	52
13.	APP	LICATION CIRCUIT EXAMPLE	53
14.	PAC	KAGE DRAWING	54
45			
15.	REC	OMMENDED SOLDERING CONDITIONS	55
		DIX A. DEVELOPMENT TOOLS	EC
AP	PENL	JIX A. DEVELOPMENT TOOLS	90
		DIX B. FUNCTIONAL COMPARISON BETWEEN μ PD64A, 65 AND OTHER PRODUCTS	57
AP	FEINL	IN B. FUNCTIONAL COMPARISON BETWEEN μ FD04A, 05 AND UTHER PRODUCTS	57
۸P	DENI	DIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT	58
AL			50

1. PIN FUNCTIONS

1.1 List of Pin Functions

Pin No.	Symbol	Function	Output Format	After Reset
1 2 15 to 20	K1/00 to K1/07	8-bit I/O port. I/O can be switched in 8-bit units. In input mode, a pull-down resistor is added. In output mode, these pins can be used as key scan outputs from the key matrix.	CMOS push-pull ^{Note 1}	High-level output
3	S₀	Input port. Can also be used as a key return input from key matrix. In input mode, use of a pull-down resistor for the S_0 and S_1 ports can be specified by software in 2-bit units. If input mode is canceled by software, this pin is placed in the OFF mode and enters a high-impedance state.	_	High impedance (OFF mode)
4	S1/LED	I/O port. In input mode (S ₁), this pin can also be used as a key return input from key matrix. Use of a pull-down resistor for the S ₀ and S ₁ ports can be specified by software in 2-bit units. In output mode ($\overline{\text{LED}}$), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs a low level from the $\overline{\text{LED}}$ output synchronously with the REM signal.	CMOS push-pull	High-level output (LED)
5	REM	Infrared remote control transmission output. The output is active high. Carrier frequency: fx/8, fx/64, fx/96, high-level, fx/16, fx/128, fx/192 (usable on software)	CMOS push-pull	Low-level output
6	Vdd	Power supply	—	_
7 8	Xout Xin	Connecting ceramic resonators for system clock.	—	Low level (oscillation stopped)
9	GND	Ground.	—	—
10	S2	Input port. The use of a STOP mode release for the S ₂ port can be specified by software. When using this pin as a key input from a key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, this pin can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected inter- nally.)		Input (high impedance, STOP mode release cannot be used)
11 to 14	K _{I0} to K _{I3} Note 2	4-bit input port.These pins can be used as key return inputs from the key matrix.Use of a pull-down resistor can be specified by software in 4-bit units.	_	Input (low level)

Notes 1. Be aware that the drive capability of the low-level output side is held low.

2. In order to prevent malfunction, do not input a high level to all the K₁₀ to K₁₃ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).


*

Vdd

1.2 Pin I/O Circuits

The I/O circuits of the μ PD64A and 65 pins are shown in partially simplified forms below.

(1) KI/00 to KI/07




Standby release Pull-down flag




(4) So


Note The drive capability is held low.

(2) KIO to KI3






(3) REM



(6) S₂



1.3 Recommended Connection of Unused Pins

The following connections are recommended for unused pins.

	Pin	Connection			
		Inside Microcontroller	Outside Microcontroller		
Kı/o	Input mode	—	Leave open		
Output mode		High-level output			
REM	ł	—			
S1/LED		Output mode (LED) setting			
So		OFF mode setting	Directly connect to GND		
S ₂		_			
Kı		_			

Table 1-1. Recommended Connection of Unused Pins

Caution The I/O mode and the pin output level are recommended to be fixed by setting them repeatedly in each loop of the program.

2. INTERNAL CPU FUNCTIONS

2.1 Program Counter (PC): 11 Bits

This is a binary counter that holds the address information of the program memory.

Figure 2-1. Program Counter Configuration

PC PC10 PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0												
	PC	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

The program counter contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing jump instructions (JMP, JC, JNC, JF, JNF), the program counter contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved to the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved to the ASR is restored to the PC.

After reset, the value of the program counter becomes "000H".

2.2 Stack Pointer (SP): 1 Bit

This is a 1-bit register that holds the status of the address stack register.

The stack pointer contents are incremented when the call instruction (CALL) is executed; they are decremented when the return instruction (RET) is executed.

After reset, the stack pointer contents are cleared to "0".

When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is hung up, causing a system reset signal to be generated and the PC to be cleared to "000H".

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.

2.3 Address Stack Register (ASR (RF)): 11 Bits


The address stack register saves the return address of the program after a subroutine call instruction is executed.

The lower 8 bits are allocated to the RF of the data memory as a dual-function RAM. The register holds the ASR value even after the RET is executed.

After reset, it holds the previous data (undefined when turning on the power).

Caution If the RF is accessed as the data memory, the higher 3 bits of the ASR become undefined.

Figure 2-2. Address Stack Register Configuration




2.4 Program Memory (ROM): 1002 steps \times 10 bits (μ PD64A) 2026 steps \times 10 bits (μ PD65)

The ROM consists of 10 bits per step, and is addressed by the program counter.

The program memory stores programs and table data, etc.

The 22 steps from 7EAH to 7FFH cannot be used in the test program area.





Note The unmounted area and test program area are designed so that a program or data placed in either of them by mistake is returned to the 000H address.

2.5 Data Memory (RAM): 32 \times 4 Bits

The data memory, which is a static RAM consisting of 32×4 bits, is used to hold processed data. The data memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.

After reset, R0 is cleared to "00H" and R1 to RF hold the previous data (undefined when turning on the power).

)	s)
R10	R00	\rightarrow DP (refer to 2.6 Data Pointer (DP))
RI		-
R11	R01	
R2	2	
R12	R02	
R3		
R13	Ros	
R4	1	_
R14	R04	_
R15	R05	_
R		-
R16	R06	-
R7	7	-
R17	R 07	
R8	3	
R18	R08	
RS		
R19	Rog	
R/	A Det	_
R1A	ROA	-
R1B	р Roв	
R		-
R1C	Roc	
R)	
R1D	Rod	
RE		
R1E	ROE	
RF		
R1F	Rof	\rightarrow ASR (refer to 2.3 Address Stack Register (ASR (RF)))

Figure 2-4. Data Memory Configuration

2.6 Data Pointer (DP): 11 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents. The lower 8 bits of the ROM address are specified by R0 of the data memory; and the higher 3 bits by bits 4,

5, and 6 of the P3 register (CR0).

After reset, the pointer contents become "000H".

Figure 2-5. Data Pointer Configuration



Note Set DP₁₀ of the μ PD64A to 0.

2.7 Accumulator (A): 4 Bits

The accumulator, which is a register consisting of 4 bits, plays a leading role in performing various operations. After reset, the accumulator contents are left undefined.

Figure 2-6. Accumulator Configuration



2.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which is an arithmetic circuit consisting of 4 bits, executes simple manipulations with priority given to logical operations.

2.9 Flags

2.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag. The status flag is set (1) in the following cases.

- If the condition specified with the operand is met when the STTS instruction has been executed.
- When standby mode is released.
- When the release condition is met at the point of executing the HALT instruction. (In this case, the system does not enter standby mode.)

Conversely, the status flag is cleared (0) in the following cases.

- If the condition specified with the operand is not met when the STTS instruction has been executed.
- While the status flag is set (1), the HALT instruction is executed, but the release condition is not met at the point of executing the HALT instruction. (In this case, the system does not enter standby mode.)

Operand Value of STTS Instruction		struction	Condition for Status Flag (F) to Be Set					
b₃	b2	b1	bo	Condition for Status Flag (F) to be Set				
0	0 0 0		0	High level is input to at least one of the K ₁ pins.				
	0 1 1		1	High level is input to at least one of the K ₁ pins.				
	1	1 1 0		High level is input to at least one of the K ₁ pins.				
1 0 1			1	The down counter of the timer is 0.				
1	Any combination of b ₂ , b ₁ , and b ₀ above			[The following condition is added in addition to the above.] High level is input to at least one of the $S_0^{Note 1}$, $S_1^{Note 1}$, and $S_2^{Note 2}$ pins.				

Table 2-1. Conditions for Status Flag (F) to Be Set by STTS Instruction

- +
- Notes 1. The S_0 and S_1 pins must be set to input mode (bit 2 of the P4 register is set to 0 and bit 0 to 1).
 - **2.** The use of STOP mode release for the S_2 pin must be enabled (bit 3 of the P4 register is set to 1).

2.9.2 Carry flag (CY)

The carry flag is set (1) in the following cases.

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is "1" and bit 3 of the operand is "1".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is "1".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0FH.

The carry flag is cleared (0) in the following cases.

- If the ANL instruction or the XRL instruction is executed when either bit 3 of the accumulator or bit 3 of the operand (or both) is "0".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is "0".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- If the ORL instruction is executed.
- When data is written to the accumulator by the MOV instruction or the IN instruction.

3. PORT REGISTERS (PX)

The K_{I/O} port, the K_I port, the special ports (S₀, S₁/ $\overline{\text{LED}}$, S₂), and the control registers are treated as port registers. Port register values after reset are shown below.

	After reset								
			Ρ	0				FFH	
	Р	10			P	00			
K1/07	K1/06	K1/05	K I/O4	Кі/оз	K1/02	K I/01	K1/00		
			Р	1				×FH ^{Note}	
	P11 P01								
Кіз	K12	Kıı	Kıo	S1/LED	S₀	S ₂	1		
	P3 (control register 0)								
	P ₁₃ P ₀₃								
0	DP ₁₀	DP۹	DP ₈	TCTL	CARY	MOD ₁	MOD		
	26H								
	Р	14		P ₀₄					
0	0	Kı pull-down	S₀/S₁ pull-down	S2 STOP release	S1/LED mode	Ki/o mode	So mode		

Figure 3-1. Port Register Configuration

Note \times : Value based on the K_I pin state

		-			
Port Name	Input	Mode	Output Mode		
	Read	Write	Read	Write	
Kı/o	Pin state	Output latch	Output latch	Output latch	
Kı	Pin state	—	—	—	
So	Pin state	—	Note	_	
S1/LED	Pin state		Pin state		
S ₂	Pin state	—	—		

Table 3-1. Relationship Between Ports and Read/Write

Note When in OFF mode, "1" is always read.

3.1 Ki/o Port (P0)

The K_{I/O} port is an 8-bit I/O port for key scan output.

Input/output mode is set by bit 1 of the P4 register.

If a read instruction is executed, the pin state can be read in input mode, whereas the output latch contents can be read in output mode.

If a write instruction is executed, data can be written to the output latch regardless of input or output mode. After reset, the port enters output mode, and the value of the output latch (P0) becomes 1111 1111B. The $K_{I/O}$ port includes a pull-down resistor, which functions in input mode only.

Caution Because during double pressing of a key, a high-level output and a low-level output may conflict with each other at the Kwo port, the low-level output current of the Kwo port is held low. Therefore, be careful when using the Kwo port for purposes other than key scan output. The Kwo port is designed so that, even when connected directly to Vbb within the normal supply voltage range (Vbb = 2.0 to 3.6 V), no problem may occur.

Table 3-2. Ki/o Port (P0)

Γ	Bit	b7	b6	b₅	b4	b₃	b ₂	b1	bo
	Name	K1/07	K1/06	K1/05	K1/04	Кі/оз	K1/02	K1/01	K1/00

 b_0 to b_7 : When reading: In input mode, state of the K_{I/O} pin is read.

In output mode, the Ki/o pin's output latch contents are read.

When writing: Data is written to the Ki/o pin's output latch regardless of input or output mode.

3.2 KI Port/Special Port (P1)

3.2.1 Ki port (P11: bits 4 to 7 of P1)

The Ki port is a 4-bit input port for key entry.

The pin state can be read.

Use of a pull-down resistor for the K₁ port can be specified in 4-bit units by software using bit 5 of the P4 register. After reset, a pull-down resistor is connected.

Table 3-3.	K _l /Special	Port	Register	(P1)
------------	-------------------------	------	----------	------

Bit	b7	b6	b₅	b4	b₃	b ₂	b1	bo
Name	Кіз	K12	KI1	Kio	S1/LED	So	S ₂	Fixed to "1"

b1: The state of the S₂ pin is read (read only).

b2: In input mode, the state of the S_0 pin is read (read only).

In OFF mode, this bit is fixed to 1.

b₃: The state of the S_1/\overline{LED} pin is read regardless of input/output mode (read only).

 b_4 to b_7 : The state of the K_I pin is read (read only).

Caution In order to prevent malfunction, do not input a high level to all the K₁₀ to K₁₃ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

3.2.2 So port (bit 2 of P1)

The S₀ port is an input/OFF mode port.

The pin state can be read by setting this port to input mode with bit 0 of the P4 register.

In input mode, use of a pull-down resistor for the S₀ and S₁/LED ports can be specified in 2-bit units by software using bit 4 of the P4 register.

If input mode is released (thus set to OFF mode), the pin becomes high impedance but through current does not flow internally. In OFF mode, "1" can be read regardless of the pin state.

After reset, this port is set to OFF mode, thus becoming high impedance.

3.2.3 S1/LED port (bit 3 of P1)

The S₁/LED port is an I/O port.

Bit 2 of the P4 register can be used to set input or output mode. The pin state can be read in both input mode and output mode.

In input mode, use of a pull-down resistor for the S₀ and S₁/LED ports can be specified in 2-bit units by software using bit 4 of the P4 register.

In output mode, the pull-down resistor is automatically disconnected, and this pin becomes the remote control transmission display pin (refer to **4. TIMER**).

After reset, this port enters output mode, and a high level is output.

3.2.4 S₂ port (bit 1 of P1)

The S_2 port is an input port.

Use of a STOP mode release for the S_2 port can be specified by bit 3 of the P4 register.

When using this port as a key input from a key matrix, enable the use of the STOP mode release (bit 3 of P4 register is set to 1) (at this time, a pull-down resistor is connected internally). When the STOP mode release is disabled (bit 3 of P4 register is set to 0), this port can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally).

The state of the pin can be read in both cases.

After reset, the pin is set to input mode in which the STOP mode release is disabled, and enters a high-impedance state.

3.3 Control Register 0 (P3)

Control register 0 consists of 8 bits. The contents that can be controlled are as shown below. After reset, the register becomes 0000 0011B.

Bit		b7	b6	b₅	b4	bз	b ₂	b1	bo	
Name		—	DP (Data Pointer)		TCTL	CARY	MOD1	MOD ₀		
			DP10 ^{Note}	DP۹	DP8					
Set	0	Fixed	0	0	0	1/1	ON	Refer to T	able 3-5.	
value	1	to "0"	1	1	1	1/2	OFF			
After rese	t	0	0	0	0	0	0	1	1	

Table 3-4. Contro	Register 0 (P3)
-------------------	-----------------

b0, b1: These bits specify the carrier frequency and duty ratio of the REM output.

 $b_2: \qquad \mbox{This bit specifies the availability of the carrier of the frequency specified by b_0 and b_1.}$

"0" = ON (with carrier); "1" = OFF (without carrier; high level)

b3: This bit changes the carrier frequency and the timer clock's frequency division ratio.

"0" = 1/1 (carrier frequency: The specified value of b₀ and b₁; timer clock: fx/64)

"1" = 1/2 (carrier frequency: Half of the specified value of b₀ and b₁; timer clock: fx/128)

Table 3-5. Timer Clock and Carrier Frequency Settings

bз	b ₂	b1	bo	Timer Clock	Carrier Frequency (Duty Ratio)
0	0	0	0	fx/64	fx/8 (Duty 1/2)
		0	1		fx/64 (Duty 1/2)
		1	0		fx/96 (Duty 1/2)
		1	1		fx/96 (Duty 1/3)
	1	×	×		Without carrier (high level)
1	0	0	0	fx/128	fx/16 (Duty 1/2)
		0	1		fx/128 (Duty 1/2)
		1	0		fx/192 (Duty 1/2)
		1	1		fx/192 (Duty 1/3)
	1	×	×		Without carrier (high level)

b4, b5, b6: These bits specify the higher 3 bits (DP8, DP9 and DP10) of ROM's data pointer.

Note Set DP₁₀ of the μ PD64A to 0.

3.4 Control Register 1 (P4)

Control register 1 consists of 8 bits. The contents that can be controlled are as shown below. After reset, the register becomes 0010 0110B.

Bit		b7	b6	b₅	b4	bз	b ₂	b1	bo
Name		—	—	Kı	S0/S1	S ₂	S_1/\overline{LED}	Kı/o	S₀
				Pull-down	Pull-down	STOP Release	Mode	Mode	Mode
Set	0	Fixed	Fixed	OFF	OFF	Disabled	S1	IN	OFF
value	1	to "0"	to "0"	ON	ON	Enabled	LED	OUT	IN
After rese	t	0	0	1	0	0	1	1	0

Table 3-6. Control Register 1 (P4)

- bo: Specifies the input mode of the So port. "0" = OFF mode (high impedance); "1" = IN (input mode).
- b1: Specifies the I/O mode of the KI/O port. "0" = IN (input mode); "1" = OUT (output mode).
- b2: Specifies the I/O mode of the S1/ $\overline{\text{LED}}$ port. "0" = S1 (input mode); "1" = $\overline{\text{LED}}$ (output mode).
- b3: Specifies the use of the STOP mode release for the S₂ port (with/without pull-down resistor). "0" = Disabled (pull-down unavailable); "1" = Enabled (pull-down available).
- b4: Specifies the availability of the pull-down resistor for the S_0/S_1 port input mode. "0" = OFF (unavailable); "1" = ON (available).
- b5: Specifies the availability of the pull-down resistor for the K_I port. "0" = OFF (unavailable);"1" = ON (available).


Remark In output mode or in OFF mode, all the pull-down resistors are automatically disconnected.

4. TIMER

4.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (t₈ to t₀), a flag (t₉) to enable the 1-bit timer output, and a zero detector.

Figure 4-1. Timer Configuration



4.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer operation instruction. The timer operation instructions for making the timer start operation are shown below.

MOV T0, A MOV T1, A MOV T, #data10 MOV T, @R0

The down counter is decremented (-1) in the cycle of 64/fx or $128/fx^{Note}$. If the value of the down counter becomes 0, the zero detector generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT #×101B) waiting for the timer to stop operation, the HALT mode is released and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. The following expression indicates the relationship between the timer's time and the down counter's set value.

Timer time = (Set value + 1) \times 64/fx (or 128/fx^{Note})


Note This becomes 128/fx if bit 3 of control register 0 is set (1).

By setting the flag (t₉) that enables the timer output to 1, the timer can output its operation status from the S₁/ $\overline{\text{LED}}$ and REM pins. The REM pin can also output the carrier while the timer is in operation.

	S1/LED Pin	REM Pin
Timer operating	L	H (or carrier output ^{Note})
Timer halted	Н	L

Note The carrier is output if bit 2 of control register 0 is cleared (0).

Figure 4-2. Timer Output (When Carrier Is Not Output)




4.3 Carrier Output

The carrier for remote-controlled transmission can be output from the REM pin by clearing (0) bit 2 of control register 0.

As shown in Figure 4-3, in the case where the timer stops when the carrier is at a high level, the carrier continues to be output until its next fall and then stops due to the function of the carrier synchronous circuit. When the timer starts operation, however, the high-level width of the first carrier may become shorter than the specified width.

Figure 4-3. Timer Output (When Carrier Is Output)




Notes 1. Error when the REM output ends: Lead by "carrier low-level width" to lag by "carrier high-level width"

2. Error of carrier high-level width: 0 to "carrier high-level width"

4.4 Software Control of Timer Output

The timer output can be controlled by software. As shown in Figure 4-4, a pulse with a minimum width of 1 instruction cycle (64/fx) can be output.



5. STANDBY FUNCTION

5.1 Outline of Standby Function

To reduce current consumption, two types of standby modes, i.e., HALT mode and STOP mode, are available. In STOP mode, the system clock stops oscillation. At this time, the XIN and XOUT pins are fixed at a low level. In HALT mode, CPU operation halts, while the system clock continues oscillation. When in HALT mode, the timer (including REM output and LED output) operates.

In either STOP mode or HALT mode, the statuses of the data memory, accumulator, and port register, etc. immediately before the standby mode is set are retained. Therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set.

			STOP Mode	HALT Mode		
Setting instruction			HALT instruction			
Clock oscillator			Oscillation stopped	Oscillation continued		
CPU			Operation halted			
	Data memory		Immediately preceding status retained			
Operation	Accumulator		Immediately preceding status retained			
statuses	Flag	F	• 0 (when 1, the flag does not enter the standby mode.)			
	CY		Immediately preceding status retained			
Port register			Immediately preceding status retained			
	Timer		Operation halted	Operable		
			(The count value is reset to "0")			

Table 5-1. Statuses in Standby Mode

Cautions 1. Write the NOP instruction as the first instruction after STOP mode is released.

- 2. When standby mode is released, the status flag (F) is set (1).
- 3. If, at the point the standby mode has been set, its release condition is met, then the system does not enter the standby mode. However, the status flag (F) is set (1).

5.2 Standby Mode Setting and Release

The standby mode is set with the HALT #b₃b₂b₁b₀B instruction for both STOP mode and HALT mode. For the standby mode to be set, the status flag (F) is required to have been cleared (0).

The standby mode is released by the release condition specified with the reset (POC) or the operand of the HALT instruction. If the standby mode is released, the status flag (F) is set (1).

Even when the HALT instruction is executed in a state in which the status flag (F) is set (1), the standby mode is not set. If the release condition is not met at this time, the status flag is cleared (0). If the release condition is met, the status flag remains set (1).

Even in the case when the release condition has already been met at the point that the HALT instruction is executed, the standby mode is not set. Here, also, the status flag (F) is set (1).

Caution Note that depending on the status of the status flag (F), the HALT instruction may not be executed. For example, when setting HALT mode after checking the key status with the STTS instruction, the system does not enter HALT mode as long as the status flag (F) remains set (1), sometimes resulting in an unintended operation. In this case, the intended operation can be realized by executing the STTS instruction immediately after setting the timer to clear (0) the status flag.

Example	STTS :	#03H	;To check the Ki pin status
	MOV STTS	,	;To set the timer :To clear the status flag
	:		s time, be sure not to execute an instruction that may set the status flag.)
	HALT	#05H	;To set HALT mode

Table 5-2. Addresses Executed After Standby Mode Release

Release Condition	Address Executed After Release		
Reset	0 address		
Release condition shown in Table 5-3	The address following the HALT instruction		

	Operand Value of HALT Instruction		Setting Mode	Precondition for Setting	Release Conditions	
bз	b2	b1	bo			
0	0	0	0	STOP	All K _{VO} pins are high-level output.	High level is input to at least one of K _I pins.
	0	1	1	STOP	All K _{VO} pins are high-level output.	High level is input to at least one of K _I pins.
	1	1	0	STOP ^{Note 1}	The K _{I/00} pin is high-level output.	High level is input to at least one of K ₁ pins.
1	1 Any combination of		STOP	[The following conditions are added in addition to the above.]		
	b2b1b0 above			—	High level is input to at least one	
					of S ₀ , S ₁ and S ₂ pins ^{Note 2} .	
0/1	1	0	1	HALT	_	When the timer's down counter is 0

Table 5-3. Standby Mode Setting (HALT #b3b2b1b0B) and Release Conditions

- **Notes 1.** When setting HALT #×110B, configure a key matrix by using the K_{1/00} pin and the K₁ pin so that an internal reset takes effect at the time of program runaway.
 - 2. At least one of the S₀, S₁ and S₂ pins (the pin used for releasing the standby) must be specified as follows.

S0, S1 pins: Input mode (specified by bits 0 and 2 of the P4 register)

S₂ pin: Use of STOP mode release enabled (specified by bit 3 of the P4 register)

- Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the HALT instruction.
 - 2. If STOP mode is set when the timer's down counter is not 0 (timer operating), the system enters STOP mode only after all the 10 bits of the timer's down counter and the timer output enable flag are cleared to 0.
 - 3. Write the NOP instruction as the first instruction after STOP mode is released.

5.3 Standby Mode Release Timing

(1) STOP mode release timing





Figure 5-1. STOP Mode Release by Release Condition

- Caution When a release condition is established in the STOP mode, the device is released from the STOP mode, and goes into a wait state. At this time, if the release condition is not held, the device goes into STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode, it is necessary to hold the release condition longer than the wait time.
- (2) HALT mode release timing





6. RESET

The system is reset by the following occurrences.

- When the POC circuit has detected low-power voltage
- When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
- When the accumulator is 0H when the RLZ instruction is executed
- When the stack pointer overflows or underflows

Table 6-1. Hardware Statuses After Reset

Hardware			 Reset by Internal POC Circuit in Operation Reset by Other Factor^{Note 1} 	Reset by Internal POC Circuit in Standby Mode					
PC (11 bits)			000H						
SP (1 bit)			OB						
Data	R0 =	DP	D00H						
memory	R1 to	RF	Undefined Previous status retained						
Accumula	tor (A)		Undefined						
Status fla	g (F)		0B						
Carry flag	(CY)		0B						
Timer (10	bits)		000H						
Port regis	ter	P0	FFH						
		P1	×××× 11×1B ^{Note 2}						
Control register P3			03H						
		P4	26H						

Notes 1. The following resets are available.

- Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy the precondition)
- Reset when executing the RLZ instruction (when A = 0)
- Reset by stack pointer overflow or underflow

2. Value according to the K₁ or S₂ pin status.

In order to prevent malfunction, do not input a high level to all the K₁₀ to K₁₃ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

★

7. POC CIRCUIT

The POC circuit monitors the power supply voltage and applies an internal reset in the microcontroller when the battery is replaced.

- Cautions 1. There are cases in which the POC circuit cannot detect a low power supply voltage of less than 1 ms. Therefore, if the power supply voltage has become low for a period of less than 1 ms, the POC circuit may malfunction because it does not generate an internal reset signal.
 - 2. Clock oscillation is stopped by the resonator due to low power supply voltage before the POC circuit generates the internal reset signal. In this case, malfunction may result, for example when the power supply voltage is recovered after the oscillation is stopped. This type of phenomenon takes place because the POC circuit does not generate an internal reset signal (because the power supply voltage recovers before the low power supply voltage is detected) even though the clock has stopped. If, by any chance, a malfunction has taken place, remove the battery for a short time and put it back. In most cases, normal operation will be resumed.

*


3. In order to prevent malfunction, do not input a high level to all the K₁₀ to K₁₃ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

7.1 Functions of POC Circuit

The POC circuit has the following functions.

- Generates an internal reset signal when $V_{DD} \leq V_{POC}$.
- Cancels an internal reset signal when VDD > VPOC.

Here, VDD: Power supply voltage, VPOC: POC detection voltage.



- Notes 1. In reality, an oscillation stabilization wait time must elapse before the circuit is switched to operating mode. The oscillation stabilization wait time is about 246/fx to 694/fx (about 70 to 190 μs, at fx = 3.64 MHz).
 - 2. For the POC circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the VPOC for a period of 1 ms or more. Therefore, in reality, there is a time lag of up to 1 ms until the reset takes effect.
 - 3. The POC detection voltage (VPoc) varies between approximately 1.7 to 2.0 V; thus, the reset may be canceled at a power supply voltage smaller than the assured range (VDD = 2.0 to 3.6 V). However, as long as the conditions for operating the POC circuit are met, the actual lowest operating power supply voltage is lower than the POC detection voltage. Therefore, no malfunction occurs due to the shortage of power supply voltage. However, malfunction for such reasons as the clock not oscillating due to low power supply voltage may occur (refer to Cautions 3. in 7. POC CIRCUIT).

7.2 Oscillation Check at Low Supply Voltage

A reliable reset operation can be expected from the POC circuit if it satisfies the condition that the clock can oscillate even at a low power supply voltage (the oscillation start voltage of the resonator being even lower than the POC detection voltage). Whether this condition is met or not can be checked by measuring the oscillation status on a product which actually contains a POC circuit, as follows.

- <1>Connect a storage oscilloscope to the Xout pin so that the oscillation status can be measured.
- <2> Connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage V_{DD} from 0 V (making sure to avoid V_{DD} > 3.6 V).

At first (when VDD < approx. 1.7 V), the XOUT pin is 0 V regardless of the VDD. However, at the point when VDD reaches the POC detection voltage (VPOC = 1.85 V (TYP.)), the voltage of the XOUT pin jumps to about 0.5VDD. Maintain this power supply voltage for a while to measure the waveform of the XOUT pin. If, by any chance, the oscillation start voltage of the resonator is lower than the POC detection voltage, the growing oscillation of the XOUT pin can be confirmed within several ms after VDD has reached VPOC.

8. SYSTEM CLOCK OSCILLATOR

The system clock oscillator is configured by an oscillator circuit for a ceramic resonator (fx = 2.4 to 8 MHz).





Figure 8-1. System Clock

The system clock oscillator stops its oscillation after reset or in STOP mode.



- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as the ground. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.


9. INSTRUCTION SET

9.1 Machine Language Output by Assembler


The bit length of the machine language of this product is 10 bits per word. However, the machine language output by the assembler is extended to 16 bits per word. As shown in the example below, the extension is made by inserting 3 extended bits (111) in two locations.

Figure 9-1. Example of Assembler Output (10 Bits Extended to 16 Bits)

<1>In the case of "ANL A, @R0H"



<2>In the case of "OUT P0, #data8"



9.2 Circuit Symbol Description

A:	Accumulator
ASR:	Address stack register
addr:	Program memory address
CY:	Carry flag
data4:	4-bit immediate data
data8:	8-bit immediate data
data10:	10-bit immediate data
F:	Status flag
PC:	Program counter
Pn:	Port register pair (n = 0, 1, 3, 4)
P0n:	Port register (lower 4 bits)
P1n:	Port register (higher 4 bits)
ROMn:	Bit n of the program memory $(n = 0 \text{ to } 9)$
Rn:	Register pair
R0n:	Data memory (general-purpose register; n = 0 to F)
R1n:	Data memory (general-purpose register; n = 0 to F)
SP:	Stack pointer
T:	Timer register
T0:	Timer register (lower 4 bits)
T1:	Timer register (higher 4 bits)
(×):	Content addressed with \times

9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table

Accumulator operation instructions

Maamania	Onerend	Instruction Code			Operation	Instruction	Instruction
Mnemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
ANL	A, R0n	FBEn			$(A) \leftarrow (A) \land (Rmn) m = 0, 1 n = 0 \text{ to } F$	1	1
	A, R1n	FAEn			CY ← A₃ • Rmn₃		
	A, @R0H	FAF0			(A) ← (A) ∧ ((P13), (R0)) ₇₋₄		
-					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	FBF0			$(A) \leftarrow (A) \land ((P13), (R0))_{3-0}$		
					$CY \leftarrow A_3 \bullet ROM_3$		
	A, #data4	FBF1	data4		$(A) \leftarrow (A) \land data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
ORL	A, R0n	FDEn			$(A) \leftarrow (A) \lor (Rmn)$ m = 0, 1 n = 0 to F	1	
	A, R1n	FCEn			$CY \leftarrow 0$		
	A, @R0H	FCF0			(A) ← (A) ∨ ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, @R0L	FDF0			(A) ← (A) ∨ ((P13), (R0)) ₃₋₀		
					$CY \leftarrow 0$		
	A, #data4	FDF1	data4		$(A) \leftarrow (A) \lor data4$	2	
					$CY \leftarrow 0$		
XRL	A, R0n	F5En			$(A) \leftarrow (A) \forall (Rmn) m = 0, 1 n = 0 \text{ to } F$	1	
	A, R1n	F4En			CY ← A₃ • Rmn₃		
	A, @R0H	F4F0			(A) ← (A) ∀ ((P13), (R0))7-4		
					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	F5F0			(A) ← (A) ∀ ((P13), (R0)) ₃₋₀		
					$CY \leftarrow A_3 \bullet ROM_3$		
	A, #data4	F5F1	data4		$(A) \leftarrow (A) \forall data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
INC	А	F4F3			$(A) \leftarrow (A) + 1$	1	
					if (A) = 0 CY \leftarrow 1		
					else CY \leftarrow 0		
RL	А	FCF3			$(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (A_3)$		
					$CY \leftarrow A_3$		
RLZ	А	FEF3			if A = 0 reset		
					else $(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (A_3)$		
					$CY \leftarrow A_3$		

Input/output instructions

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
whethonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
IN	A, P0n	FFF8 + n	_	_	$(A) \gets (Pmn) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$	1	1
	A, P1n	FEF8 + n	_	_	$CY \leftarrow 0$		
OUT	P0n, A	E5F8 + n	—	—	$(Pmn) \leftarrow (A) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$		
	P1n, A	E4F8 + n	—	_			
ANL	A, P0n	FBF8 + n	_	—	$(A) \leftarrow (A) \land (Pmn) m = 0, 1 n = 0, 1, 3, 4$		
	A, P1n	FAF8 + n	_	_	$CY \leftarrow A_3 \bullet Pmn_3$		
ORL	A, P0n	FDF8 + n	—	—	$(A) \leftarrow (A) \lor (Pmn) m = 0, 1 n = 0, 1, 3, 4$		
	A, P1n	FCF8 + n	_	—	$CY \leftarrow 0$		
XRL	A, P0n	F5F8 + n	_	_	$(A) \leftarrow (A) \neq (Pmn) m = 0, 1 n = 0, 1, 3, 4$		
	A, P1n	F4F8 + n	—	—	$CY \gets A_3 \bullet Pmn_3$		

Mnemonic	Operand	Ins	struction Co	de	Operation		Instruction	Instruction
	Operand	1st Word	2nd Word	3rd Word			Length	Cycle
OUT	Pn, #data8	E6F8 + n	data8		(Pn) ← data8	n = 0, 1, 3, 4	2	1

Remark Pn: P1n-P0n are handled in pairs.

Data transfer instructions

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
winemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
MOV	A, R0n	FFEn			$(A) \leftarrow (Rmn) \qquad m = 0, \ 1 n = 0 \ to \ F$	1	1
	A, R1n	FEEn			$CY \leftarrow 0$		
	A, @R0H	FEF0			(A) ← ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, @R0L	FFF0			(A) ← ((P13), (R0))₃.₀		
					$CY \leftarrow 0$		
	A, #data4	FFF1	data4		$(A) \leftarrow data4$	2	
					$CY \leftarrow 0$		
	R0n, A	E5En			$(Rmn) \leftarrow (A) \qquad m = 0, \ 1 n = 0 \text{ to } F$	1	
	R1n, A	E4En					

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
Minemonic Operand		1st Word	2nd Word	3rd Word	Operation		Length	Cycle
MOV	Rn, #data8	E6En	data8	_	(R1n-R0n) ← data8	n = 0 to F	2	1
	Rn, @R0	E7En	—	_	$(\texttt{R1n-R0n}) \leftarrow ((\texttt{P13}),(\texttt{R0}))$	n = 1 to F	1	

Remark Rn: R1n-R0n are handled in pairs.

Branch instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
winemonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
JMP	addr (Page 0)	E8F1	addr		$PC \leftarrow addr$	2	1
	addr (Page 1)	E9F1	addr				
JC	addr (Page 0)	ECF1	addr		If $CY = 1$ PC \leftarrow addr		
	addr (Page 1)	EAF1	addr		else PC \leftarrow PC + 2		
JNC	addr (Page 0)	EDF1	addr		If $CY = 0$ PC \leftarrow addr		
	addr (Page 1)	EBF1	addr		else PC \leftarrow PC + 2		
JF	addr (Page 0)	EEF1	addr		If $F = 1$ PC \leftarrow addr		
	addr (Page 1)	F0F1	addr		else PC \leftarrow PC + 2		
JNF	addr (Page 0)	EFF1	addr		If $F = 0$ PC \leftarrow addr		
	addr (Page 1)	F1F1	addr		else PC \leftarrow PC + 2		

Caution 0 and 1, which refer to PAGE0 and 1, are not written when describing mnemonics.

Subroutine instructions

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
		1st Word	2nd Word	3rd Word	Operation	Length	Cycle
CALL	addr (Page 0)	E6F2	E8F1	addr	$SP \leftarrow SP + 1, ASR \leftarrow PC, PC \leftarrow addr$	3	2
	addr (Page 1)	E6F2	E9F1	addr			
RET		E8F2			$PC \leftarrow ASR, SP \leftarrow SP - 1$	1	1

Caution 0 and 1, which refer to PAGE0 and 1, are not written when describing mnemonics.

Timer operation instructions

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
		1st Word	2nd Word	3rd Word	Operation		Length	Cycle
MOV	A, T0	FFFF			$(A) \gets (Tn)$	n = 0, 1	1	1
	A, T1	FEFF			$CY \gets 0$			
	T0, A	E5FF			$(Tn) \leftarrow (A)$	n = 0, 1		
	T1, A	F4FF			(T) n \leftarrow 0			

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
WITEITIOTTIC		1st Word	2nd Word	3rd Word		Length	Cycle
MOV	T, #data10	E6FF	data10		$(T) \leftarrow data10$	1	1
	T, @R0	F4FF			(T) ← ((P13), (R0))		

Other instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
WITEITIOTIIC		1st Word	2nd Word	3rd Word	Operation	Length	Cycle
HALT	#data4	E2F1	data4		Standby mode	2	1
STTS	#data4	E3F1	data4		If statuses match $F \leftarrow 1$		
					else $F \leftarrow 0$		
	R0n	E3En			If statuses match $F \leftarrow 1$	1	
					else $F \leftarrow 0$ $n = 0$ to F		
SCAF		FAF3			If A = 0FH CY \leftarrow 1		
					else $CY \leftarrow 0$		
NOP		E0E0			$PC \leftarrow PC + 1$		

9.4 Accumulator Operation Instructions

ANL A, R0n							
ANL A, R1n							
<1>Instruction code:	$1 1 0 1 R_4 0 R_3 R_2 R_1 R_0$						
<2> Cycle count:	1						
<3> Function:	$(A) \leftarrow (A) \land (Rmn) m = 0, 1 n = 0 \text{ to } F$						
	$CY \leftarrow A_3 \bullet Rmn_3$						
The accumulator c	The accumulator contents and the register Rmn contents are ANDed and the results are entered in						
accumulator.							
ANL A, @R0H							
ANL A, @R0L							
<1>Instruction code:							
<2> Cycle count:	1						


<3> Function:

1 (A) \leftarrow (A) \land ((P13), (R0))7-4 (in the case of ANL A, @R0H) CY \leftarrow A₃ • ROM7 (A) \leftarrow (A) \land ((P13), (R0))3-0 (in the case of ANL A, @R0L) CY \leftarrow A₃ • ROM3

The accumulator contents and the program memory contents specified with the control register P13 and register pair R_{10} - R_{00} are ANDed and the results are entered in the accumulator.

If H is specified, b_7 , b_6 , b_5 , and b_4 take effect. If L is specified, b_3 , b_2 , b_1 , and b_0 take effect.

• Program memory (ROM) organization



Valid bits at the time of accumulator operation

ANL A, #data4

<1>Instruction code:

1	1	0	1	1	1	0	0	0	1
0	0	0	0	0	0	d₃	d2	dı	do
1									

<2>Cycle count:

<3> Function:

 $\begin{array}{l} (A) \leftarrow (A) \wedge \mbox{ data4} \\ CY \leftarrow A_3 \bullet \mbox{ data4_3} \end{array}$

The accumulator contents and the immediate data are ANDed and the results are entered in the accumulator.

ORL A, R0n

ORL A, R1n<1> Instruction code:1<2> Cycle count:1<3> Function:(A) \leftarrow (A) \lor (Rmn) m = 0, 1 n = 0 to FCY \leftarrow 0

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

ORL A, @R0H

ORL A, @R0L

<1>Instruction code:	1 1 1 0 0/1 1 0 0 0 0
<2> Cycle count:	1
<3> Function:	(A) \leftarrow (A) \vee (P13), (R0))7-4 (in the case of ORL A, @R0H)
	(A) \leftarrow (A) \vee (P13), (R0)) ₃₋₀ (in the case of ORL A, @R0L)
	$CY \leftarrow 0$

The accumulator contents and the program memory contents specified with the control register P13 and register pair R_{10} - R_{00} are ORed and the results are entered in the accumulator.

If H is specified, b7, b6, b5, and b4 take effect. If L is specified, b3, b2, b1, and b0 take effect.

ORL A, #data4

The accumulator contents and the immediate data are ORed and the results are entered in the accumulator.

XRL A, R0n

XRL A, R1n

The accumulator contents and the register Rmn contents are exclusive-ORed and the results are entered in the accumulator.

XRL A, @R0H

XRL A, @ROL

<1>Instruction code:	
<2> Cycle count:	1
<3> Function:	$(A) \leftarrow (A) \forall (P13), (R0))$ ⁷⁻⁴ (in the case of XRL A, @R0H)
	$CY \leftarrow A_3 \bullet ROM_7$
	$(A) \leftarrow (A) \forall (P13), (R0))_{3-0}$ (in the case of XRL A, @R0L)
	$CY \leftarrow A_3 \bullet ROM_3$

The accumulator contents and the program memory contents specified with the control register P13 and register pair R₁₀-R₀₀ are exclusive-ORed and the results are entered in the accumulator. If H is specified, b₇, b₆, b₅, and b₄ take effect. If L is specified, b₃, b₂, b₁, and b₀ take effect.

XRL A, #data4

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

INC A

<1>Instruction code:	1 0 1 0 0 1 0 0 1 1
<2> Cycle count:	1
<3> Function:	$(A) \leftarrow (A) + 1$
	If $A = 0$ CY $\leftarrow 1$
	else $CY \leftarrow 0$

The accumulator contents are incremented (+1).

RL A

<1>Instruction code:	1 1 1 0 0 1 0 0 1 1
<2> Cycle count:	1
<3> Function:	$(An+1) \leftarrow (An), \ (A0) \leftarrow (A3)$
	$CY \leftarrow A_3$

The accumulator contents are rotated counterclockwise bit by bit.

RLZ A

$$\begin{array}{rll} <1> Instruction \ code: & \hline 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ <2> Cycle \ count: & 1 & & \\ <3> Function: & If \quad A = 0 \quad reset & \\ & else & (A_n + 1) \leftarrow (A_n), \ (A_0) \leftarrow (A_3) & \\ & CY \leftarrow A_3 & \end{array}$$

The accumulator contents are rotated counterclockwise bit by bit.

If A = 0H at the time of instruction execution, an internal reset takes effect.

9.5 I/O Instructions

IN A, P0n IN A, P1n	
<1> Instruction code: <2> Cycle count: <3> Function:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

The port Pmn data is loaded (read) into the accumulator.

OUT P0n, A

```
OUT P1n, A
```

ANL A, P0n

ANL A, P1n

 $\begin{array}{rll} <1> \mbox{ Instruction code:} & \hline 1 & 1 & 0 & 1 & P_4 & 1 & 1 & P_2 & P_1 & P_0 \\ <2> \mbox{ Cycle count:} & 1 & \\ <3> \mbox{ Function:} & (A) \leftarrow (A) \wedge (Pmn) & m = 0, \ 1 & n = 0, \ 1, \ 3, \ 4 & \\ & \ CY \leftarrow A_3 \bullet Pmn \end{array}$

The accumulator contents and the port Pmn contents are ANDed and the results are entered in the accumulator.

ORL A, P0n

ORL A, P1n

The accumulator contents and the port Pmn contents are ORed and the results are entered in the accumulator.

XRL A, P0n

XRL A, P1n

The accumulator contents and the port Pmn contents are exclusive-ORed and the results are entered in the accumulator.

NEC

OUT Pn, #data8

<1>Instruction code:	0 0 1 1 0 1 1 P ₂ P ₁ P ₀
	$0 d_7 d_6 d_5 d_4 0 d_3 d_2 d_1 d_0$
<2>Cycle count:	1
<3> Function:	(Pn) ← data8 n = 0, 1, 3, 4
The immediate dat	a is transferred to port Pn. In this case, port Pn refers to P1n-P0n operating in pairs.

9.6 Data Transfer Instructions

MOV A, R0n

```
MOV A, R1n
```

<1>Instruction code: <2>Cycle count: <3>Function: The register Rmn contents are transferred to the accumulator.

MOV A, @R0H

<1> Instruction code: 1 1 1<2> Cycle count: 1<3> Function: $(A) \leftarrow 0$

The higher 4 bits ($b_7 \ b_6 \ b_5 \ b_4$) of the program memory specified with control register P13 and register pair R₁₀-R₀₀ are transferred to the accumulator. b_9 is ignored.

MOV A, @ROL

<1>Instruction code:	1 1 1 1 1 1 0 0 0 0
<2> Cycle count:	1
<3> Function:	(A) ← ((P13), (R0))₃-₀
	$CY \leftarrow 0$

The lower 4 bits ($b_3 \ b_2 \ b_1 \ b_0$) of the program memory specified with control register P13 and register pair R₁₀-R₀₀ are transferred to the accumulator. b_8 is ignored.

• Program memory (ROM) contents

@R ₀ H			Ň		@F	<u>Ro</u> L			
b∍	b7	b	b₅	b4	bଃ	b₃	b2	b1	bo

MOV A, #data4

<1>Instruction code:

1	1	1	1	1	1	0	0	0	1
0	0	0	0	0	0	d₃	d2	dı	do

<2> Cycle count: <3> Function:

 $\begin{array}{l} (\mathsf{A}) \leftarrow \mathsf{data4} \\ \mathsf{CY} \leftarrow \mathsf{0} \end{array}$

1

The immediate data is transferred to the accumulator.

MOV R0n, A MOV R1n, A

<1> Instruction code:0010 R_3 R_2 R_1 R_0 <2> Cycle count:1<3> Function:(Rmn) \leftarrow (A)m = 0, 1n = 0 to FThe accumulator contents are transferred to register Rmn.


MOV Rn, #data8

 $\begin{array}{rrrr} <1> \mbox{ Instruction code:} & \hline 0 & \hline 0 & 1 & 1 & 0 & \hline 0 & R_3 & R_2 & R_1 & R_0 \\ \hline 0 & \hline d_7 & d_6 & d_6 & \hline d_4 & 0 & \hline d_3 & d_2 & d_1 & d_0 \\ <2> \mbox{ Cycle count:} & 1 \\ <3> \mbox{ Function:} & (R1n-R0n) \leftarrow data8 & n = 0 \mbox{ to } F \end{array}$

The immediate data is transferred to the register. Using this instruction, registers operate as register pairs.

The pair combinations are as follows.





MOV Rn, @R0


<1> Instruction code: 0 0 1 1 1 0 R₃ R₂ R₁R₀ <2> Cycle count: 1

<3> Function:

: $(R1n-R0n) \leftarrow ((P13), R0))$ n = 1 to F

The program memory contents specified with control register P13 and register pair R₁₀-R₀₀ are transferred to register pair R1n-R0n. The program memory consists of 10 bits and has the following state after the transfer to the register.

Program memory



★

The higher 3 bits of the program memory address is specified with the control register (P13).

9.7 Branch Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

```
\muPD64A (ROM: 1K steps):Page 0\muPD65 (ROM: 2K steps):Pages 0, 1\muPD6P5 (PROM: 2K steps):Pages 0, 1
```

JMP addr

```
<1> Instruction code: page 0 0 1 0 0 1 0 0 0 1 0 0 0 1 , page 1 0 1 0 0 1 1 0 0 0 1 

a_9 a_7 a_6 a_5 a_4 a_8 a_3 a_2 a_1 a_0
<2> Cycle count: 1
<3> Function: PC \leftarrow addr
The 10 bits (PC9-0) of the program counter are replaced directly by the specified address addr (a9 to
```

a0).

JC addr

JNC addr

<1>Instruction code:	page 0 0 1 1 0 1 1 0 0 0 1 , page 1 0 1 0 1 1 1 0 0 0 1
	a a a a a a a a a a a a a
<2> Cycle count:	1
<3> Function:	If $CY = 0$ PC \leftarrow addr
	else $PC \leftarrow PC + 2$
If the corru flog ()	(is cleared (0), a jump is made to the address specified with addr (as to (

If the carry flag CY is cleared (0), a jump is made to the address specified with addr (a9 to a0).

JF addr

<1>Instruction code:	page 0 0 1 1 1 0 1 0 0 0 1 , page 1 1 0 0 0 0 1 0 0 0 1
	as a7 as a5 a4 as a3 a2 a1 a0
<2> Cycle count:	1
<3> Function:	If $F = 1$ PC \leftarrow addr
	else $PC \leftarrow PC + 2$

If the status flag F is set (1), a jump is made to the address specified with addr (a_9 to a_0).

JNF addr

<1>Instruction code:	page 0 0 1 1 1 1 1 0 0 0 1 , page 1 1 0 0 0 1 1 0 0 0 1
	a ₉ a ₇ a ₆ a ₅ a ₄ a ₈ a ₃ a ₂ a ₁ a ₀
<2> Cycle count:	1
<3> Function:	If $F = 0$ PC \leftarrow addr
	else $PC \leftarrow PC + 2$

If the status flag F is cleared (0), a jump is made to the address specified with addr (a9 to a0).

9.8 Subroutine Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

CALL addr

```
\begin{array}{rl} <1 > \mbox{ Instruction code:} & \hline 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\ & & page & 0 & \hline 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ \hline a_{9} & a_{7} & a_{6} & a_{8} & a_{4} & a_{8} & a_{3} & a_{2} & a_{1} & a_{0} \\ <2 > \mbox{ Cycle count:} & 2 \\ <3 > \mbox{ Function:} & SP \leftarrow SP + 1 \\ & ASR \leftarrow PC \\ & PC \leftarrow addr \\ \end{array}
```

The stack pointer value is incremented (+1) and the program counter value is saved to the address stack register. The address specified with the operand addr (a_9 to a_0) is then entered in the program counter. If a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect.


RET

<1> Instruction code:01001010<2> Cycle count:1<3> Function:PC \leftarrow ASRSP \leftarrow SP - 1


The value saved in the address stack register is restored to the program counter. The stack pointer is then decremented (-1).

If a borrow is generated when the stack pointer value is decremented (-1), an internal reset takes effect.

9.9 Timer Operation Instructions



The timer Tn contents are transferred to the accumulator. T1 corresponds to (t9, t8, t7, t6); T0 corresponds to (t5, t4, t3, t2).



MOV TO, A

MOV T1, A

<1>Instruction code:

<2> Cycle count: <3> Function:

ode: 0 0 1 0 0 1 1 1 1 1 1 $1 (Tn) \leftarrow (A) n = 0, 1$

The accumulator contents are transferred to timer register Tn. T1 corresponds to (t_9, t_8, t_7, t_6) ; T0 corresponds to (t_5, t_4, t_3, t_2) . After executing this instruction, if data is transferred to T1, t1 becomes 0; if data is transferred to T0, to becomes 0.

MOV T, #data10

<1>Instruction code:	0	0	1	1	0	1	1	1	1	1
	t1	t9	t8	t7	t ₆	to	t5	t4	t3	t2
<2> Cycle count:	1									
<3> Function:	(T) <	<u>.</u>	da	ata	1)			
										

The immediate data is transferred to timer register T (t_9-t_0).

Remark The timer time is set with (set value + 1) \times 64/fx (or 128/fx).


+

MOV T, @R0

<1>Instruction code: 0 0 1 1 1 1 1 1 1 1 <2> Cycle count: 1 <3> Function: $(T) \leftarrow ((P13), (R0))$

The program memory contents specified by the control register P13 and the register pair R10-R00 are transferred to timer register T (t9 to t0).

The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.



The higher 3 bits of the program memory address are specified by the control register (P13).

Caution When setting a timer value in the program memory, be sure to use the DT quasi directive.

9.10 Other Instructions

HALT #data4

<1>Instruction code: 0 0 0 1 0 1 0 0 0 1 0 $0 \ 0 \ 0 \ 0 \ 0 \ d_3 \ d_2 \ d_1 \ d_0$

<2> Cycle count:

<3> Function:

Standby mode Places the CPU in standby mode.

1

The condition to cancel the standby mode (HALT/STOP mode) is specified by the immediate data.

STTS R0n

<1> Instruction code: 0 0 0 1 1 0 R₃ R₂ R₁R₀ <2> Cycle count: 1 <3> Function: If statuses match $F \leftarrow 1$ else $F \leftarrow 0$ n = 0 to F

The So, S1, KI/O, KI, and TIMER statuses are compared with the register Ron contents. If at least one of the statuses matches the bits that have been set, status flag F is set (1).

If none of them match, status flag F is cleared (0).

STTS #data4

<1>Instruction code:	0 0 0 1 1 1 0 0 0 1
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
<2> Cycle count:	1
<3> Function:	If statuses match $F \leftarrow$
	else $F \leftarrow 0$

The S₀, S₁, K_{1/0}, K₁, and TIMER statuses are compared with the immediate data contents. If at least one of the statuses matches the bits that have been set, status flag F is set (1). If none of them match, status flag F is cleared (0).

1

SCAF (Set Carry If Acc = FH)

<1> Instruction code:11011011<2> Cycle count:1<3> Function:IfA= 0FH $CY \leftarrow 1$ else $CY \leftarrow 0$

The carry flag CY is set (1) if the accumulator contents are FH.

The accumulator values after executing the SCAF instruction are as follows.

Accumula	Accumulator Value				
Before Execution	After Execution	Carry Flag			
×××0	0000	0 (clear)			
××01	0001	0 (clear)			
×011	0011	0 (clear)			
0111	0111	0 (clear)			
1111	1111	1 (set)			

Remark ×: don't care

NOP

<1>Instruction code:	0 0 0 0 0 0 0 0 0 0							
<2> Cycle count:	1							
<3> Function:	$PC \gets PC + 1$							
No operation								

10. ASSEMBLER RESERVED WORDS

10.1 Mask Option Quasi Directives

When creating the μ PD64A and 65 program, it is necessary to use a mask option quasi directive in the assembler's source program.

10.1.1 OPTION and ENDOP quasi directives

The OPTION and subsequent quasi directives down to the ENDOP quasi directive are called the mask option definition block. The format of the mask option definition block is as follows.

Format

Symbol field [Label:]	Mnemonic field OPTION : :	Operand field	Comment field [; Comment]
	ENDOP		

10.1.2 Mask option definition quasi directive

The quasi directive that can be used in the mask option definition block is shown in Table 10-1. The mask option definition can only be specified as follows. Be sure to specify the following quasi directive.

Example

Symbol field	Mnemonic field	Operand field	Comment field
	OPTION		
	USEPOC		; POC circuit incorporated
	ENDOP		

Table 10-1. Mask Option Definition Quasi Directive

Name	Mask Option Definition Quasi Directive	PRO File				
Name	Mask Option Demniton Quasi Directive	Address Value	Data Value			
POC	USEPOC	2044H	01			
	(POC circuit incorporated)					

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = +25°C)

Parameter	Symbol	Conditions		Ratings	Unit
Power supply voltage	Vdd			-0.3 to +3.8	V
Input voltage	Vi	K1/0, K1, S0, S1, S2		-0.3 to VDD + 0.3	V
Output voltage	Vo			-0.3 to VDD + 0.3	V
Output current, high	I _{OH} Note	REM	Peak value	-30	mA
Input voltage Vi Ki/o, Ki, So, Si, S2 Output voltage Vo	rms value	-20	mA		
		LED	Peak value	-7.5	mA
			rms value	-5	mA
		Per Ki/o pin	Peak value	-13.5	mA
			rms value	-9	mA
		Total of LED and Ki/o pins	Peak value	-18	mA
			rms value	-12	mA
utput current, low	REM	Peak value	7.5	mA	
			rms value	5	mA
		LED	Peak value	7.5	mA
			rms value	5	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Note The rms value should be calculated as follows: [rms value] = [Peak value] $\times \sqrt{\text{Duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vdd	fx = 2.4 to 8 MHz	2.0	3.0	3.6	V

Parameter	Symbol	I Conditions			MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	S ₂			0.8Vdd		Vdd	V
	VIH2	Ki/o			0.7Vdd		Vdd	V
	Vінз	Kı, So, Sı			0.65Vdd		Vdd	V
Input voltage, low	VIL1	S ₂			0		0.2Vdd	V
	VIL2	Ki/o			0		0.3Vdd	V
	VIL3	K1, S0, S1		0		0.15Vdd	V	
Input leakage	Ішні	Kı				3	μΑ	
current, high		$V_I = V_{DD}$, pull-down resistor not incorporated						
	ILIH2	S0, S1, S2					3	μΑ
			$V_I = V_{DD}$, pull-down resistor not incorporated					
Input leakage			= 0 V				-3	μΑ
current, low	ILIL2		= 0 V				-3	μΑ
	ILIL3		$S_0, S_1, S_2 V_1 = 0 V$				-3	μΑ
Output voltage, high	Voh1	REM, LED, KI	0	Іон = -0.3 mA	0.8Vdd			V
Output voltage, low	Vol1	REM, LED		lo∟ = 0.3 mA			0.3	V
	Vol2	Kı/o		loι = 15 μA			0.4	V
Output current, high	Іон1	REM		Vdd = 3.0 V, Voн = 1.0 V	-5	-12		mA
	Іон2	Kı/o		$V_{DD} = 3.0 \text{ V}, \text{ Voh} = 2.2 \text{ V}$	-2.5	-7		mA
Output current, low	IOL1	Kı/o		$V_{DD} = 3.0 V, V_{OL} = 0.4 V$	30	70		μΑ
				$V_{DD} = 3.0 V, V_{OL} = 2.2 V$	100	390		μΑ
On-chip pull-down	R1	KI, S0, S1, S2			75	150	300	kΩ
resistor	R ₂	Kı/o			130	250	500	kΩ
Data retention power	Vdddr	In STOP mode	9		0.9		3.6	V
supply voltage								
Supply current	IDD1	Operating	erating $f_x = 8.0 \text{ MHz}, V_{DD} = 3 \text{ V} \pm 10\%$			0.8	1.6	mA
		mode	fx =	= 4.0 MHz, VDD = 3 V ±10%		0.7	1.4	mA
	IDD2	HALT mode $f_x = 8.0 \text{ MHz}, V_{DD} = 3 \text{ V} \pm 10\%$			0.75	1.5	mA	
		$f_x = 4.0 \text{ MHz}, \text{ Vdd} = 3 \text{ V} \pm 10\%$			0.65	1.3	mA	
	IDD3	STOP mode	Vdd	o = 3 V ±10%		1.9	9.0	μΑ
			Vdd	$0 = 3 \text{ V} \pm 10\%, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$		1.9	5.0	μΑ

DC Characteristics (TA = -40 to +85°C, V_{DD} = 2.0 to 3.6 V)

AC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.0 to 3.6 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Instruction execution time	tcy			7.9		27	μs
KI, S0, S1, S2 high-level	tн			10			μs
width		When standby mode is released	In HALT mode	10			μs
			In STOP mode	Note			μs

Note 10 + 52/fx + oscillation growth time

Remark tcy = 64/fx (fx: System clock oscillation frequency)

POC Circuit (T_A = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
POC detection voltage ^{Note}	Vpoc			1.85	2.0	V

Note The voltage with which the POC circuit cancels an internal reset. If VPOC < VDD, the internal reset is canceled.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, a lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.


System Clock Oscillator Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.0 to 3.6 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		2.4	3.64	8.0	MHz
(ceramic resonator)						


Recommended Ceramic Resonator (T_A = -40 to $+85^{\circ}$ C)

Manufacturer	Part Number	Frequency	Recommend	ded Constant	Power Voltage	Supply e [V]	Remark
		(MHz)	C1 [pF]	C2 [pF]	MIN.	MAX.	
TDK Corp.	FCR3.52MC5	3.52	Unnecessary		2.0	3.6	
	FCR3.58MC5	3.58	(On-chip (C type)			
	FCR3.64MC5	3.64	-				
	FCR3.84MC5	3.84					
	FCR4.0MC5	4.0					
	FCR6.0MC5	6.0					
	FCR8.0MC5	8.0					
Murata Mfg. Co., Ltd	CSA2.50MG040	2.5	100	100			
	CST2.50MG040		Unnecessary (On-chip C type)				
	CSA3.52MG	3.52	30	30			
	CST3.52MGWUnnecessaryCSTS0352MG03(On-chip C type)		sary				
			(On-chip C type)				
	CSA3.58MG	3.58	30	30			
	CST3.58MGW		Unnecess	sary			
	CST0358MG03		(On-chip C type)				
	CSA3.64MG	3.64	30	30			
	CST3.64MGW		Unnecessary				
	CSTS0364MG03 (On-chip C type)		C type)				
	CSA3.84MG	3.84	30	30			
	CST3.84MGW		Unnecessary				
	CST0384MG03		(On-chip	C type)			
	CSA4.00MG	4.0	30	30			
	CST4.00MGW		Unnecessary				
	CSTS0400MG03		(On-chip	C type)			
	CSA6.00MG	6.0	30	30			
	CST6.00MGW		Unnecessary				
	CSTS0600MG03		(On-chip	C type)			
	CSA8.00MTZ	8.0	30	30			
	CST8.00MTW		Unnecess	,			
	CSTS0800MG03		(On-chip	C type)			

External circuit example




12. CHARACTERISTIC CURVES (REFERENCE VALUES)




13. APPLICATION CIRCUIT EXAMPLE

Example of application to system

★ • Remote-control transmitter (48 keys; mode selection switch accommodated)




Note S2: Set this pin to disabled when releasing STOP mode.



Remote-control transmitter (56 keys accommodated)

14. PACKAGE DRAWING

20-PIN PLASTIC SSOP (7.62 mm (300))



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	6.65±0.15
В	0.475 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
E	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
К	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3° ^{+5°} 3°
Т	0.25
U	0.6±0.15
	S20MC-65-5A4-2

Remark The external dimensions and material of the ES version are the same as those of the mass-produced version.

15. RECOMMENDED SOLDERING CONDITIONS

The μ PD64A and 65 should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 15-1. Surface Mounting Type Soldering Conditions

 μ PD64AMC-×××-5A4: 20-pin plastic SSOP (7.62 mm (300)) μ PD65MC-×××-5A4: 20-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, time: 30 seconds max. (210°C or higher), count: three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, time: 40 seconds max. (200°C or higher), count: three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C max., time: 10 seconds max, count: once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., time: 3 seconds max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).

 \star

APPENDIX A. DEVELOPMENT TOOLS

Emulators are provided for the μ PD64A and 65 emulation tools.

Hardware

Emulators (EB-65, EB-69^{Note})

These are tools used to emulate the μPD64A and 65.

Note Products of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (+81-44-822-3813).

Software

• Assembler (AS6133)

• This is a development tool for remote control transmitter software.

Part Number List of AS6133

Host Machine	OS	Supply Medium	Part Number
PC-9800 series	MS-DOS™ (Ver. 5.0 to Ver. 6.2)	3.5-inch 2HD	μS5A13AS6133
(CPU: 80386 or more)			
IBM PC/AT™ compatible	MS-DOS (Ver. 6.0 to Ver. 6.22)	3.5-inch 2HC	μS7B13AS6133
	PC DOS™ (Ver. 6.1 to Ver. 6.3)		

Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.


APPENDIX B. FUNCTIONAL COMPARISON BETWEEN μ PD64A, 65 AND OTHER PRODUCTS

Item		μ PD62	μ PD62A	μPD64	μ PD64A	μ PD65	
ROM capacity	ROM capacity		512×10 bits	1002×10 bits	1002×10 bits	2026×10 bits	
RAM capacity		32×4 bits					
Stack		1 level (multiplexe	d with RF of RAM)				
Key matrix		8 × 6 = 48 keys			8 × 7 = 56 keys		
Key extended	input	S0, S1		S0, S1, S2			
Clock frequency		$\begin{array}{c c} \mbox{Ceramic oscillation} & \mbox{fx} = 2.4 \ to \ 8 \ \mbox{MHz} & \mbox{fx} = 2.4 \ to \ 8 \ \mbox{MHz} & \mbox{fx} = 2.4 \ to \ 8 \ \mbox{MHz} & \mbox{fx} = 2.4 \ to \ 8 \ \mbox{MHz} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{MHz}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \mbox{fx} = 2.4 \ \mbox{to \ 8 \ \mbox{fx}} & \$					
Timer	Clock	fx/64, fx/128	1	, , ,			
	Count start	Writing count value	9				
Carrier	Frequency	 fx/8, fx/64, fx/96 (timer clock: fx/64) fx/16, fx/128, fx/192 (timer clock: fx/128) No carrier 					
	Output start	Synchronized with timer					
Instruction exe		16 μs (fx = 4 MHz)					
"MOV Rn, @R0" instruction		n = 1 to F					
Standby mode	Reset	RESET input, POC POC					
	Release condition (HALT instruction)	 HALT mode for timer only. STOP mode for only releasing K_I (K_{VO} high-level output or K_{VOO} high-level output) 					
Relationship be instruction exe status flag (F)		HALT instruction r	not executed when	F = 1			
POC circuit		 Mask option Low level output to RESET pin on detection 			 Provided Generates internal reset signal of detection 		
	POC detection voltage	VPOC = 1.6 V (TYP.)	VPOC = 1.85 V (TYP.)	VPOC = 1.6 V (TYP.)	VPOC = 1.85 V (TYP.	.)	
Mask option		POC circuit only		1	None		
Supply voltage		 V_{DD} = 1.8 to 3.6 V V_{DD} = 2.2 to 3.6 V (with POC circuit) 		 V_{DD} = 1.8 to 3.6 V V_{DD} = 2.2 to 3.6 V (with POC circuit) 			
Operating ambient temperature		 T_A = -40 to +85°C T_A = -20 to +70°C (with POC circuit) 		 T_A = -40 to +85°C T_A = -20 to +70°C (with POC circuit) 	$T_{A} = -40$ to +85°C		
Electrical specifications, recommended soldering conditions		Refer to the data sheet for each product.					
Package		20-pin plastic SSOP • 20-pin plastic SOP • 20-pin plastic SSOP			20-pin plastic SS	OP	
One-time PRO	M version	μPD6P4B			μPD6P5		
		m = - · · · =					

APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT (in the case of NEC transmission format in one-shot command transmission mode)


Caution When using the NEC transmission format, please apply for a custom code at NEC.

(1) REM output waveform (from <2> on, the output is made only when the key is kept pressed)




Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.


(2) Enlarged waveform of <1>




(3) Enlarged waveform of <3>




(4) Enlarged waveform of <2>



(5) Carrier waveform (enlarged waveform of each code's high period)



(6) Bit array of each code



Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, the total 32 bits of the 16-bit custom codes (Custom code, Custom code') and the 16-bit data codes (Data code, Data code) must not only be fully decoded (make sure to check Data code as well) but also checked to make sure that no signals are present. [MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)	NEC Electronics (Germany) GmbH	NEC Electronics Hong Kong Ltd.
Santa Clara, California	Benelux Office	Hong Kong
Tel: 408-588-6000	Eindhoven, The Netherlands	Tel: 2886-9318
800-366-9782	Tel: 040-2445845	Fax: 2886-9022/9044
Fax: 408-588-6130	Fax: 040-2444580	
800-729-9288		NEC Electronics Hong Kong Ltd.
	NEC Electronics (France) S.A.	Seoul Branch
NEC Electronics (Germany) GmbH	Velizy-Villacoublay, France	Seoul, Korea
Duesseldorf, Germany	Tel: 01-30-67 58 00	Tel: 02-528-0303
Tel: 0211-65 03 02	Fax: 01-30-67 58 99	Fax: 02-528-4411
Fax: 0211-65 03 490		
	NEC Electronics (France) S.A.	NEC Electronics Singapore Pte. Ltd.
NEC Electronics (UK) Ltd.	Madrid Office	United Square, Singapore
Milton Keynes, UK	Madrid, Spain	Tel: 65-253-8311
Tel: 01908-691-133	Tel: 91-504-2787	Fax: 65-250-3583
Fax: 01908-670-290	Fax: 91-504-2860	
		NEC Electronics Taiwan Ltd.
NEC Electronics Italiana s.r.l.	NEC Electronics (Germany) GmbH	Taipei, Taiwan
Milano, Italy	Scandinavia Office	Tel: 02-2719-2377
Tel: 02-66 75 41	Taeby, Sweden	Fax: 02-2719-5951
Fax: 02-66 75 42 99	Tel: 08-63 80 820	

Fax: 08-63 80 388

NEC do Brasil S.A. **Electron Devices Division** Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of September, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).