## 4-BIT SINGLE-CHIP MICROCONTROLLERS FOR INFRARED REMOTE CONTROL TRANSMISSION

## DESCRIPTION

The $\mu$ PD64A and 65 feature low-voltage 2.0 V operation, and incorporate a carrier generator for infrared remote control transmission, a standby release function through key entry, and a programmable timer, making them ideal for infrared remote control transmitters.

A one-time PROM product, the $\mu \mathrm{PD} 6 \mathrm{P} 5$ is also available for program evaluation or small-quantity production.

## FEATURES

- Program memory (ROM)
- $\mu$ PD64A: $1002 \times 10$ bits
- $\mu$ PD65: $2026 \times 10$ bits
- Data memory (RAM): $32 \times 4$ bits
- On-chip carrier generator for infrared remote control
- 9-bit programmable timer:

1 channel

- Instruction execution time:
$16 \mu \mathrm{~s}$ (when operating at $\mathrm{fx}=4 \mathrm{MHz}$ : ceramic oscillation)
- Stack levels:

1 (stack RAM is also used for data memory RF)

- I/O pins (K//o): 8
- Input pins (Kı): 4
- Sense input pin (So, S2): 2
- $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ pin (I/O): 1 (when in output mode, this is the remote control transmission display pin.)
- Power supply voltage: $\quad V D D=2.0$ to 3.6 V
- Operating ambient temperature: $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
- Oscillation frequency: $\quad \mathrm{fx}=2.4$ to 8 MHz
- On-chip POC circuit


## APPLICATIONS

Infrared remote control transmitters (for AV and household electric appliances)

Unless otherwise specified, the $\mu$ PD65 is treated as the representative model throughout this document.

[^0]
## ORDERING INFORMATION

| Part Number | Package |
| :---: | :--- |
| $\mu$ PD64AMC- $x \times x-5$ A4 | 20-pin plastic SSOP $(7.62 \mathrm{~mm} \mathrm{(300))}$ |
| $\mu$ PD65MC $-\times x \times-5$ A4 | 20-pin plastic SSOP $(7.62 \mathrm{~mm} \mathrm{(300))}$ |

Remark $\times x \times$ indicates ROM code suffix.

## PIN CONFIGURATION (TOP VIEW)

20-Pin Plastic SSOP (7.62 mm (300))

- $\mu$ PD64AMC-×xx-5A4
- $\mu$ PD65MC-×××-5A4


Caution The pin numbers of $K_{I}$ and $K_{I / O}$ are in the reverse order of the $\mu$ PD6600A and 6124A.

## BLOCK DIAGRAM



LIST OF FUNCTIONS

| Item | $\mu \mathrm{PD} 64 \mathrm{~A}$ | $\mu \mathrm{PD} 65$ | $\mu \mathrm{PD} 6 \mathrm{P} 5$ |
| :---: | :---: | :---: | :---: |
| ROM capacity | $1002 \times 10$ bits | $2026 \times 10$ bits |  |
|  | Mask ROM |  | One-time PROM |
| RAM capacity | $32 \times 4$ bits |  |  |
| Stack | 1 level (multiplexed with RF of RAM) |  |  |
| I/O pins | - Key input $\left(\mathrm{K}_{1}\right)$ : 4 <br> - Key I/O (Kıo): 8 <br> - Key extended input $\left(\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}\right)$ : 3 <br> - Remote control transmission display output $(\overline{\mathrm{LED}}): 1$ (alternate function as $\left.\mathrm{S}_{1} \mathrm{pin}\right)$  |  |  |
| Number of keys | - 32 <br> - 56 (when extended by key extension input) |  |  |
| Clock frequency | Ceramic oscillation $\text { - } \mathrm{fx}=2.4 \text { to } 8 \mathrm{MHz}$ |  | Ceramic oscillation <br> - $\mathrm{fx}=2.4$ to 4.8 MHz |
| Instruction execution time | $16 \mu \mathrm{~s}(\mathrm{fx}=4 \mathrm{MHz})$ |  |  |
| Carrier frequency | $\mathrm{fx}_{\mathrm{x}} / 8, \mathrm{fx}_{\mathrm{x}} / 16, \mathrm{fx}_{\mathrm{x}} / 64, \mathrm{fx}_{\mathrm{x}} / 96, \mathrm{fx}_{\mathrm{x}} / 128, \mathrm{fx}^{\text {/ }} 192$, no carrier (high level) |  |  |
| Timer | 9 -bit programmable timer: 1 channel |  |  |
| POC circuit | On chip |  |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}=2.0$ to 3.6 V |  | $V_{D D}=2.2$ to 3.6 V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}$ |  |  |
| Package | 20-pin plastic SSOP (7.62 mm (300)) |  |  |

## CONTENTS

1. PIN FUNCTIONS ..... 6
1.1 List of Pin Functions ..... 6
1.2 Pin I/O Circuits ..... 7
1.3 Recommended Connection of Unused Pins ..... 8
2. INTERNAL CPU FUNCTIONS ..... 9
2.1 Program Counter (PC) ..... 9
2.2 Stack Pointer (SP) ..... 9
2.3 Address Stack Register (ASR (RF)) ..... 9
2.4 Program Memory (ROM) ..... 10
2.5 Data Memory (RAM) ..... 10
2.6 Data Pointer (DP) ..... 11
2.7 Accumulator (A) ..... 11
2.8 Arithmetic and Logic Unit (ALU) ..... 12
2.9 Flags ..... 12
2.9.1 Status flag (F) ..... 12
2.9.2 Carry flag (CY) ..... 13
3. PORT REGISTERS (PX) ..... 14
3.1 Kıo Port (PO) ..... 15
3.2 Kı Port/Special Port (P1) ..... 16
3.2.1 Kı port (P11: bits 4 to 7 of P 1 ) ..... 16
3.2.2 So port (bit 2 of P1) ..... 16
3.2.3 S1/LED port (bit 3 of P1) ..... 16
3.2.4 S2 port (bit 1 of P1) ..... 17
3.3 Control Register 0 (P3) ..... 17
3.4 Control Register 1 (P4) ..... 18
4. TIMER ..... 19
4.1 Timer Configuration ..... 19
4.2 Timer Operation ..... 20
4.3 Carrier Output ..... 21
4.4 Software Control of Timer Output ..... 21
5. STANDBY FUNCTION ..... 22
5.1 Outline of Standby Function ..... 22
5.2 Standby Mode Setting and Release ..... 23
5.3 Standby Mode Release Timing ..... 25
6. RESET ..... 26
7. POC CIRCUIT ..... 27
7.1 Functions of POC Circuit ..... 28
7.2 Oscillation Check at Low Supply Voltage ..... 28
8. SYSTEM CLOCK OSCILLATOR ..... 29
9. INSTRUCTION SET ..... 30
9.1 Machine Language Output by Assembler ..... 30
9.2 Circuit Symbol Description ..... 31
9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table ..... 32
9.4 Accumulator Operation Instructions ..... 36
9.5 I/O Instructions ..... 39
9.6 Data Transfer Instructions ..... 40
9.7 Branch Instructions ..... 42
9.8 Subroutine Instructions ..... 43
9.9 Timer Operation Instructions ..... 44
9.10 Other Instructions ..... 45
10. ASSEMBLER RESERVED WORDS ..... 47
10.1 Mask Option Quasi Directives ..... 47
10.1.1 OPTION and ENDOP quasi directives ..... 47
10.1.2 Mask option definition quasi directive ..... 47
11. ELECTRICAL SPECIFICATIONS ..... 48
12. CHARACTERISTIC CURVES (REFERENCE VALUES) ..... 52
13. APPLICATION CIRCUIT EXAMPLE ..... 53
14. PACKAGE DRAWING ..... 54
15. RECOMMENDED SOLDERING CONDITIONS ..... 55
APPENDIX A. DEVELOPMENT TOOLS ..... 56
APPENDIX B. FUNCTIONAL COMPARISON BETWEEN $\mu$ PD64A, 65 AND OTHER PRODUCTS ..... 57
APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT ..... 58

## 1. PIN FUNCTIONS

### 1.1 List of Pin Functions

| Pin No. | Symbol | Function | Output Format | After Reset |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 2 \\ & 15 \text { to } 20 \end{aligned}$ | K//00 to K ${ }_{\text {l/07 }}$ | 8 -bit I/O port. I/O can be switched in 8 -bit units. <br> In input mode, a pull-down resistor is added. In output mode, these pins can be used as key scan outputs from the key matrix. | CMOS push-pull ${ }^{\text {Note } 1}$ | High-level output |
| 3 | So | Input port. <br> Can also be used as a key return input from key matrix. In input mode, use of a pull-down resistor for the $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ ports can be specified by software in 2-bit units. If input mode is canceled by software, this pin is placed in the OFF mode and enters a high-impedance state. | - | High impedance (OFF mode) |
| 4 | $S_{1} / \overline{L E D}$ | I/O port. <br> In input mode $\left(S_{1}\right)$, this pin can also be used as a key return input from key matrix. <br> Use of a pull-down resistor for the $S_{0}$ and $S_{1}$ ports can be specified by software in 2 -bit units. <br> In output mode ( $\overline{\mathrm{LED}}$ ), this pin becomes the remote control transmission display output (active low). <br> When the remote control carrier is output from the REM output, this pin outputs a low level from the $\overline{\mathrm{LED}}$ output synchronously with the REM signal. | CMOS push-pull | High-level output (LED) |
| 5 | REM | Infrared remote control transmission output. <br> The output is active high. <br> Carrier frequency: $\mathrm{f}_{\mathrm{x}} / 8, \mathrm{f}_{\mathrm{f}} / 64, \mathrm{f}_{\mathrm{x}} / 96$, high-level, $\mathrm{f}_{\mathrm{x}} / 16$, $\mathrm{fx} / 128, \mathrm{fx} / 192$ (usable on software) | CMOS push-pull | Low-level output |
| 6 | VDD | Power supply | - | - |
| $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | Xout <br> Xin | Connecting ceramic resonators for system clock. | - | Low level (oscillation stopped) |
| 9 | GND | Ground. | - | - |
| 10 | $\mathrm{S}_{2}$ | Input port. <br> The use of a STOP mode release for the S2 port can be specified by software. When using this pin as a key input from a key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) <br> When the STOP mode release is disabled, this pin can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.) | - | Input <br> (high impedance, <br> STOP mode release cannot be used) |
| 11 to 14 | $\mathrm{K}_{10}$ to $\mathrm{K}_{13}{ }^{\text {Note }} 2$ | 4-bit input port. <br> These pins can be used as key return inputs from the key matrix. <br> Use of a pull-down resistor can be specified by software in 4-bit units. | - | Input (low level) |

Notes 1. Be aware that the drive capability of the low-level output side is held low.
2. In order to prevent malfunction, do not input a high level to all the $\mathrm{K}_{10}$ to $\mathrm{K}_{13}$ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

### 1.2 Pin I/O Circuits

The I/O circuits of the $\mu$ PD64A and 65 pins are shown in partially simplified forms below.
(1) $\mathrm{K}_{1 / 00}$ to $\mathrm{K}_{1 / 07}$


Note The drive capability is held low.
(2) $K_{10}$ to $K_{13}$

(3) REM

(4) $\mathrm{S}_{0}$

(5) $\mathrm{S}_{1} / \overline{\mathrm{LED}}$

(6) $\mathrm{S}_{2}$


### 1.3 Recommended Connection of Unused Pins

The following connections are recommended for unused pins.
Table 1-1. Recommended Connection of Unused Pins

| Pin |  | Connection |  |
| :---: | :---: | :---: | :---: |
|  |  | Inside Microcontroller | Outside Microcontroller |
| Kı/ | Input mode | - | Leave open |
|  | Output mode | High-level output |  |
| REM |  | - |  |
| S $1 /$ LED |  | Output mode (LED) setting |  |
| So |  | OFF mode setting | Directly connect to GND |
| S2 |  | - |  |
| KI |  | - |  |

Caution The I/O mode and the pin output level are recommended to be fixed by setting them repeatedly in each loop of the program.

## 2. INTERNAL CPU FUNCTIONS

### 2.1 Program Counter (PC): 11 Bits

This is a binary counter that holds the address information of the program memory.

Figure 2-1. Program Counter Configuration

PC | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The program counter contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing jump instructions (JMP, JC, JNC, JF, JNF), the program counter contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved to the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved to the ASR is restored to the PC.

After reset, the value of the program counter becomes " 000 H ".

### 2.2 Stack Pointer (SP): 1 Bit

This is a 1-bit register that holds the status of the address stack register.
The stack pointer contents are incremented when the call instruction (CALL) is executed; they are decremented when the return instruction (RET) is executed.

After reset, the stack pointer contents are cleared to "0".
When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is hung up, causing a system reset signal to be generated and the PC to be cleared to "000H".

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.

### 2.3 Address Stack Register (ASR (RF)): 11 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed. The lower 8 bits are allocated to the RF of the data memory as a dual-function RAM. The register holds the ASR value even after the RET is executed.

After reset, it holds the previous data (undefined when turning on the power).

## Caution If the RF is accessed as the data memory, the higher 3 bits of the ASR become undefined.

Figure 2-2. Address Stack Register Configuration

|  |  |  |  | RF |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASR | ASR10 | ASR9 | ASR8 | ASR7 | ASR6 | ASR5 | ASR4 | ASR3 | ASR2 | ASR1 | ASR0 |

### 2.4 Program Memory (ROM): 1002 steps $\times 10$ bits ( $\mu$ PD64A) 2026 steps $\times 10$ bits ( $\mu$ PD65)

The ROM consists of 10 bits per step, and is addressed by the program counter.
The program memory stores programs and table data, etc.
The 22 steps from 7EAH to 7FFH cannot be used in the test program area.

Figure 2-3. Program Memory Map


Note The unmounted area and test program area are designed so that a program or data placed in either of them by mistake is returned to the 000 H address.

### 2.5 Data Memory (RAM): $32 \times 4$ Bits

The data memory, which is a static RAM consisting of $32 \times 4$ bits, is used to hold processed data. The data memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.
After reset, R0 is cleared to " 00 H " and R1 to RF hold the previous data (undefined when turning on the power).

Figure 2-4. Data Memory Configuration


### 2.6 Data Pointer (DP): 11 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents.
The lower 8 bits of the ROM address are specified by R0 of the data memory; and the higher 3 bits by bits 4 ,
5 , and 6 of the P3 register (CR0).
After reset, the pointer contents become " 000 H ".

Figure 2-5. Data Pointer Configuration


Note Set DP 10 of the $\mu$ PD64A to 0 .

### 2.7 Accumulator (A): 4 Bits

The accumulator, which is a register consisting of 4 bits, plays a leading role in performing various operations. After reset, the accumulator contents are left undefined.

Figure 2-6. Accumulator Configuration

| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ |
| :--- | :--- | :--- | :--- |

### 2.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which is an arithmetic circuit consisting of 4 bits, executes simple manipulations with priority given to logical operations.

### 2.9 Flags

### 2.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag.
The status flag is set (1) in the following cases.

- If the condition specified with the operand is met when the STTS instruction has been executed.
- When standby mode is released.
- When the release condition is met at the point of executing the HALT instruction. (In this case, the system does not enter standby mode.)

Conversely, the status flag is cleared (0) in the following cases.

- If the condition specified with the operand is not met when the STTS instruction has been executed.
- While the status flag is set (1), the HALT instruction is executed, but the release condition is not met at the point of executing the HALT instruction. (In this case, the system does not enter standby mode.)

Table 2-1. Conditions for Status Flag (F) to Be Set by STTS Instruction

| Operand Value of STTS Instruction |  |  |  | Condition for Status Flag (F) to Be Set |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |  |
| 0 | 0 | 0 | 0 | High level is input to at least one of the Kı pins. |
|  | 0 | 1 | 1 | High level is input to at least one of the Kı pins. |
|  | 1 | 1 | 0 | High level is input to at least one of the Kı pins. |
|  | 1 | 0 | 1 | The down counter of the timer is 0 . |
| 1 | Any combination of $b_{2}, b_{1}$, and $b_{0}$ above |  |  | [The following condition is added in addition to the above.] High level is input to at least one of the $\mathrm{S}_{0}$ Note $\mathbf{1}^{1}, \mathrm{~S}_{1}$ Note ${ }^{1}$, and $\mathrm{S}_{2}$ Note 2 pins. |

Notes 1. The $S_{0}$ and $S_{1}$ pins must be set to input mode (bit 2 of the $P 4$ register is set to 0 and bit 0 to 1).
2. The use of STOP mode release for the $\mathrm{S}_{2}$ pin must be enabled (bit 3 of the P 4 register is set to 1 ).

### 2.9.2 Carry flag (CY)

The carry flag is set (1) in the following cases.

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is " 1 " and bit 3 of the operand is " 1 ".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is " 1 ".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0FH.

The carry flag is cleared ( 0 ) in the following cases.

- If the ANL instruction or the XRL instruction is executed when either bit 3 of the accumulator or bit 3 of the operand (or both) is " 0 ".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is " 0 ".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- If the ORL instruction is executed.
- When data is written to the accumulator by the MOV instruction or the IN instruction.


## 3. PORT REGISTERS (PX)

The Kı/o port, the Kı port, the special ports ( $\mathrm{S}_{0}, \mathrm{~S}_{1} / \overline{\mathrm{LED}}, \mathrm{S}_{2}$ ), and the control registers are treated as port registers. Port register values after reset are shown below.

Figure 3-1. Port Register Configuration

| Port register |  |  |  |  |  |  |  | After reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 |  |  |  |  |  |  |  | FFH |
| $\mathrm{P}_{10}$ |  |  |  | Poo |  |  |  |  |
| Kı07 | Kı06 | Kı05 | KıO4 | Kıоз | Kı02 | K/01 | Kıoo |  |
| P1 |  |  |  |  |  |  |  | $\times \mathrm{FH}^{\text {Note }}$ |
| $\mathrm{P}_{11}$ |  |  |  | P01 |  |  |  |  |
| Kı3 | K12 | K11 | K10 | $S_{1} / \overline{L E D}$ | So | S2 | 1 |  |
| P3 (control register 0) |  |  |  |  |  |  |  | 03H |
| $\mathrm{P}_{13}$ |  |  |  | Роз |  |  |  |  |
| 0 | DP ${ }_{10}$ | DP9 | DP8 | TCTL | CARY | MOD ${ }_{1}$ | MOD ${ }_{0}$ |  |
| P4 (control register 1) |  |  |  |  |  |  |  | 26H |
| $\mathrm{P}_{14}$ |  |  |  | P04 |  |  |  |  |
| 0 | 0 | $\begin{gathered} \mathrm{K}_{\mathrm{l}} \\ \text { pull-down } \end{gathered}$ | $\begin{gathered} \mathrm{So}_{\mathrm{o}} / \mathrm{S}_{1} \\ \text { pull-down } \end{gathered}$ | $\mathrm{S}_{2}$ <br> STOP release | $S_{1} / \overline{L E D}$ mode | Kıo mode | So mode |  |

Note $\times$ : Value based on the Kı pin state

Table 3-1. Relationship Between Ports and Read/Write

| Port Name | Input Mode |  | Output Mode |  |
| :--- | :--- | :---: | :---: | :---: |
|  | Read | Write | Read | Write |
| $\mathrm{K}_{10}$ | Pin state | Output latch | Output latch | Output latch |
| $\mathrm{K}_{1}$ | Pin state | - | - | - |
| $\mathrm{S}_{0}$ | Pin state | - | Note | - |
| $\mathrm{S}_{1} / \overline{\text { LED }}$ | Pin state | - | Pin state | - |
| $\mathrm{S}_{2}$ | Pin state | - | - | - |

Note When in OFF mode, "1" is always read.

### 3.1 Kı/o Port (PO)

The KI/O port is an 8-bit I/O port for key scan output.
Input/output mode is set by bit 1 of the P4 register.
If a read instruction is executed, the pin state can be read in input mode, whereas the output latch contents can be read in output mode.

If a write instruction is executed, data can be written to the output latch regardless of input or output mode. After reset, the port enters output mode, and the value of the output latch (P0) becomes 1111 1111B.
The Kı/o port includes a pull-down resistor, which functions in input mode only.

Caution Because during double pressing of a key, a high-level output and a low-level output may conflict with each other at the K//o port, the low-level output current of the K//o port is held low. Therefore, be careful when using the Kı/o port for purposes other than key scan output.
The Kı/o port is designed so that, even when connected directly to Vod within the normal supply voltage range ( $\mathrm{V}_{\mathrm{DD}}=2.0$ to 3.6 V ), no problem may occur.

Table 3-2. Kı/o Port (P0)

| Bit | $\mathrm{b}_{7}$ | $\mathrm{~b}_{6}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | $\mathrm{K}_{1 / 07}$ | $\mathrm{~K}_{1 / 06}$ | $\mathrm{~K}_{1 / 05}$ | $\mathrm{~K}_{1 / 04}$ | $\mathrm{~K}_{1 / 03}$ | $\mathrm{~K}_{1 / 02}$ | $\mathrm{~K}_{1 / 01}$ | $\mathrm{~K}_{1 / 00}$ |

bo to b7: When reading: In input mode, state of the Kl/o pin is read.
In output mode, the Kı/o pin's output latch contents are read.
When writing: Data is written to the K//o pin's output latch regardless of input or output mode.

### 3.2 Kı Port/Special Port (P1)

### 3.2.1 Kı port ( $\mathrm{P}_{11}$ : bits 4 to 7 of $\mathrm{P}_{1}$ )

The Kı port is a 4-bit input port for key entry.
The pin state can be read.
Use of a pull-down resistor for the Kı port can be specified in 4-bit units by software using bit 5 of the P 4 register.
After reset, a pull-down resistor is connected.

Table 3-3. Kı/Special Port Register (P1)

| Bit | $\mathrm{b}_{7}$ | $\mathrm{~b}_{6}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | $\mathrm{K}_{13}$ | $\mathrm{~K}_{12}$ | $\mathrm{~K}_{11}$ | $\mathrm{~K}_{10}$ | $\mathrm{~S}_{1} \overline{/ \mathrm{LED}}$ | $\mathrm{S}_{0}$ | $\mathrm{~S}_{2}$ | Fixed to "1" |

$b_{1}: \quad$ The state of the $S_{2}$ pin is read (read only).
b2: In input mode, the state of the So pin is read (read only).
In OFF mode, this bit is fixed to 1.
$\mathrm{b}_{3}$ : The state of the $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ pin is read regardless of input/output mode (read only).
$b_{4}$ to $\mathrm{b}_{7}$ : The state of the Kı pin is read (read only).

Caution In order to prevent malfunction, do not input a high level to all the Kıo to $\mathrm{K}_{13}$ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

### 3.2.2 So port (bit 2 of P1)

The So port is an input/OFF mode port.
The pin state can be read by setting this port to input mode with bit 0 of the P 4 register.
In input mode, use of a pull-down resistor for the $\mathrm{S}_{0}$ and $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ ports can be specified in 2-bit units by software using bit 4 of the P4 register.

If input mode is released (thus set to OFF mode), the pin becomes high impedance but through current does not flow internally. In OFF mode, "1" can be read regardless of the pin state.

After reset, this port is set to OFF mode, thus becoming high impedance.

### 3.2.3 $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ port (bit 3 of P 1 )

The $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ port is an I/O port.
Bit 2 of the P4 register can be used to set input or output mode. The pin state can be read in both input mode and output mode.

In input mode, use of a pull-down resistor for the $S_{0}$ and $S_{1} / \overline{\text { LED }}$ ports can be specified in 2-bit units by software using bit 4 of the P 4 register.

In output mode, the pull-down resistor is automatically disconnected, and this pin becomes the remote control transmission display pin (refer to 4. TIMER).

After reset, this port enters output mode, and a high level is output.

### 3.2.4 $\mathrm{S}_{2}$ port (bit 1 of P 1 )

The $\mathrm{S}_{2}$ port is an input port.
Use of a STOP mode release for the S2 port can be specified by bit 3 of the P4 register.
When using this port as a key input from a key matrix, enable the use of the STOP mode release (bit 3 of P4 register is set to 1) (at this time, a pull-down resistor is connected internally). When the STOP mode release is disabled (bit 3 of P 4 register is set to 0 ), this port can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally).

The state of the pin can be read in both cases.
After reset, the pin is set to input mode in which the STOP mode release is disabled, and enters a high-impedance state.

### 3.3 Control Register 0 (P3)

Control register 0 consists of 8 bits. The contents that can be controlled are as shown below.
After reset, the register becomes 0000 0011B.

Table 3-4. Control Register 0 (P3)

| Bit |  | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  | - | DP (Data Pointer) |  |  | TCTL | CARY | MOD 1 | MOD |
|  |  | DP ${ }_{10}$ Note | DP9 | DP8 |  |  |  |  |
| Set value | 0 |  | $\begin{aligned} & \text { Fixed } \\ & \text { to "0" } \end{aligned}$ | 0 | 0 | 0 | 1/1 | ON | Refer to Table 3-5. |  |
|  | 1 | 1 |  | 1 | 1 | 1/2 | OFF |  |  |  |
| After reset |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

$b_{0}, b_{1}$ : These bits specify the carrier frequency and duty ratio of the REM output.
$\mathrm{b}_{2}$ : This bit specifies the availability of the carrier of the frequency specified by bo and $\mathrm{b}_{1}$. "0" = ON (with carrier); "1" = OFF (without carrier; high level)
$\mathrm{b}_{3}$ : This bit changes the carrier frequency and the timer clock's frequency division ratio. " 0 " = 1/1 (carrier frequency: The specified value of bo and $b_{1}$; timer clock: $f_{x} / 64$ ) " 1 " = 1/2 (carrier frequency: Half of the specified value of bo and b1; timer clock: fx/128)

Table 3-5. Timer Clock and Carrier Frequency Settings

| $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | Timer Clock | Carrier Frequency (Duty Ratio) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | fx/64 | fx/8 (Duty 1/2) |
|  |  | 0 | 1 |  | fx/64 (Duty 1/2) |
|  |  | 1 | 0 |  | fx/96 (Duty 1/2) |
|  |  | 1 | 1 |  | fx/96 (Duty 1/3) |
|  | 1 | $\times$ | $\times$ |  | Without carrier (high level) |
| 1 | 0 | 0 | 0 | fx/128 | fx/16 (Duty 1/2) |
|  |  | 0 | 1 |  | fx/128 (Duty 1/2) |
|  |  | 1 | 0 |  | fx/192 (Duty 1/2) |
|  |  | 1 | 1 |  | fx/192 (Duty 1/3) |
|  | 1 | $\times$ | $\times$ |  | Without carrier (high level) |

$b_{4}, b_{5}, b_{6}$ : These bits specify the higher 3 bits ( $\mathrm{DP}_{8}, \mathrm{DP}_{9}$ and $\mathrm{DP}_{10}$ ) of ROM's data pointer.

Note Set DP10 of the $\mu$ PD64A to 0 .

Remark $\times$ : don't care

### 3.4 Control Register 1 (P4)

Control register 1 consists of 8 bits. The contents that can be controlled are as shown below.
After reset, the register becomes 0010 0110B.
Table 3-6. Control Register 1 (P4)

| Bit |  | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | b5 | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  | - | - | KI <br> Pull-down | $\mathrm{S}_{0} / \mathrm{S}_{1}$ <br> Pull-down | S2 <br> STOP Release | $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ <br> Mode | K/o <br> Mode | So <br> Mode |
| Set value | 0 | Fixedto "0" | Fixed to "0" | OFF | OFF | Disabled | $\mathrm{S}_{1}$ | IN | OFF |
|  | 1 |  |  | ON | ON | Enabled | $\overline{\text { LED }}$ | OUT | IN |
| After reset |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |

bo: Specifies the input mode of the So port. "0" = OFF mode (high impedance); "1" = IN (input mode).
$b_{1}$ : Specifies the I/O mode of the K/o port. "0" = IN (input mode); "1" = OUT (output mode).
b2: Specifies the $1 / O$ mode of the $S_{1} / \overline{L E D}$ port. " 0 " $=S_{1}$ (input mode); " 1 " $=\overline{\operatorname{LED}}$ (output mode).
$\mathrm{b}_{3}$ : Specifies the use of the STOP mode release for the S2 port (with/without pull-down resistor). "0" = Disabled (pull-down unavailable); "1" = Enabled (pull-down available).
b4: Specifies the availability of the pull-down resistor for the $\mathrm{So}_{0} \mathrm{~S}_{1}$ port input mode. " 0 " $=$ OFF (unavailable); " 1 " = ON (available).
b5: Specifies the availability of the pull-down resistor for the Kı port. "0" = OFF (unavailable); "1" = ON (available).

Remark In output mode or in OFF mode, all the pull-down resistors are automatically disconnected.

## 4. TIMER

### 4.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter ( t 8 to t ), a flag ( t 9 ) to enable the 1-bit timer output, and a zero detector.

Figure 4-1. Timer Configuration


### 4.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer operation instruction. The timer operation instructions for making the timer start operation are shown below.

> MOV T0, A
> MOV T1, A
> MOV T, \#data10
> MOV T, @R0

The down counter is decremented ( -1 ) in the cycle of $64 / \mathrm{fx}$ or $128 / f x^{\text {Note }}$. If the value of the down counter becomes 0 , the zero detector generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT \#×101B) waiting for the timer to stop operation, the HALT mode is released and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. The following expression indicates the relationship between the timer's time and the down counter's set value.

$$
\text { Timer time }=(\text { Set value }+1) \times 64 / \mathrm{fx}\left(\text { or } 128 / \mathrm{fx}{ }^{\text {Note }}\right)
$$

Note This becomes 128/fx if bit 3 of control register 0 is set (1).

By setting the flag (t9) that enables the timer output to 1 , the timer can output its operation status from the $\mathrm{S}_{1} /$ $\overline{\mathrm{LED}}$ and REM pins. The REM pin can also output the carrier while the timer is in operation.

Table 4-1. Timer Output (When $\mathbf{t} 9=1$ )

|  | $\mathrm{S} 1 / \overline{\mathrm{LED}}$ Pin | REM Pin |
| :--- | :---: | :---: |
| Timer operating | L | H (or carrier output ${ }^{\text {Note }}$ ) |
| Timer halted | H | L |

Note The carrier is output if bit 2 of control register 0 is cleared ( 0 ).

Figure 4-2. Timer Output (When Carrier Is Not Output)


### 4.3 Carrier Output

The carrier for remote-controlled transmission can be output from the REM pin by clearing (0) bit 2 of control register 0.

As shown in Figure 4-3, in the case where the timer stops when the carrier is at a high level, the carrier continues to be output until its next fall and then stops due to the function of the carrier synchronous circuit. When the timer starts operation, however, the high-level width of the first carrier may become shorter than the specified width.

Figure 4-3. Timer Output (When Carrier Is Output)


Notes 1. Error when the REM output ends: Lead by "carrier low-level width" to lag by "carrier highlevel width"
2. Error of carrier high-level width: 0 to "carrier high-level width"

### 4.4 Software Control of Timer Output

The timer output can be controlled by software. As shown in Figure 4-4, a pulse with a minimum width of 1 instruction cycle (64/fx) can be output.

Figure 4-4. Pulse Output of 1 Instruction Cycle Width
$\vdots$
MOV T, \#0000000000B; low-level output from the REM pin
$\quad \vdots$
MOV T, \#1000000000B; high-level output from the REM pin
MOV T, \#0000000000B; low-level output from the REM pin
$\quad \vdots$


## 5. STANDBY FUNCTION

### 5.1 Outline of Standby Function

To reduce current consumption, two types of standby modes, i.e., HALT mode and STOP mode, are available. In STOP mode, the system clock stops oscillation. At this time, the Xin and Xout pins are fixed at a low level.
In HALT mode, CPU operation halts, while the system clock continues oscillation. When in HALT mode, the timer (including REM output and $\overline{\mathrm{LED}}$ output) operates.

In either STOP mode or HALT mode, the statuses of the data memory, accumulator, and port register, etc. immediately before the standby mode is set are retained. Therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set.

Table 5-1. Statuses in Standby Mode


Cautions 1. Write the NOP instruction as the first instruction after STOP mode is released.
2. When standby mode is released, the status flag ( $F$ ) is set (1).
3. If, at the point the standby mode has been set, its release condition is met, then the system does not enter the standby mode. However, the status flag (F) is set (1).

### 5.2 Standby Mode Setting and Release

The standby mode is set with the HALT \#b3b2b1b $b_{0} B$ instruction for both STOP mode and HALT mode. For the standby mode to be set, the status flag $(F)$ is required to have been cleared (0).

The standby mode is released by the release condition specified with the reset (POC) or the operand of the HALT instruction. If the standby mode is released, the status flag (F) is set (1).

Even when the HALT instruction is executed in a state in which the status flag ( $F$ ) is set (1), the standby mode is not set. If the release condition is not met at this time, the status flag is cleared (0). If the release condition is met, the status flag remains set (1).

Even in the case when the release condition has already been met at the point that the HALT instruction is executed, the standby mode is not set. Here, also, the status flag (F) is set (1).

Caution Note that depending on the status of the status flag ( $F$ ), the HALT instruction may not be executed. For example, when setting HALT mode after checking the key status with the STTS instruction, the system does not enter HALT mode as long as the status flag (F) remains set (1), sometimes resulting in an unintended operation. In this case, the intended operation can be realized by executing the STTS instruction immediately after setting the timer to clear (0) the status flag.

| Example | STTS | \#03H | ;To check the Kı pin status |
| :--- | :--- | :--- | :--- |
|  | $\vdots$ |  |  |
| MOV | T, \#0xxH | ;To set the timer |  |
| STTS | \#05H | ;To clear the status flag |  |

Table 5-2. Addresses Executed After Standby Mode Release

| Release Condition | Address Executed After Release |
| :--- | :--- |
| Reset | 0 address |
| Release condition shown in Table 5-3 | The address following the HALT instruction |

Table 5-3. Standby Mode Setting (HALT \#b3 $b_{2} b_{1} b_{0} B$ ) and Release Conditions

| Operand Value of HALT Instruction |  |  |  | Setting Mode | Precondition for Setting | Release Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |  |  |  |
| 0 | 0 | 0 | 0 | STOP | All K/vo pins are high-level output. | High level is input to at least one of KI pins. |
|  | 0 | 1 | 1 | STOP | All K//o pins are high-level output. | High level is input to at least one of KI pins. |
|  | 1 | 1 | 0 | STOPNote 1 | The K//oo pin is high-level output. | High level is input to at least one of KI pins. |
| 1 | Any combination of b2bibo above |  |  | STOP | [The following conditions are added in addition to the above.] |  |
|  |  |  |  |  | - | High level is input to at least one of $\mathrm{S}_{0}, \mathrm{~S}_{1}$ and $\mathrm{S}_{2}$ pins $^{\text {Note }}{ }^{2}$. |
| 0/1 | 1 | 0 | 1 | HALT | - | When the timer's down counter is 0 |

Notes 1. When setting HALT \#×110B, configure a key matrix by using the Kı/oo pin and the Kı pin so that an internal reset takes effect at the time of program runaway.
2. At least one of the $S_{0}, S_{1}$ and $S_{2}$ pins (the pin used for releasing the standby) must be specified as follows.

So, $\mathrm{S}_{1}$ pins: Input mode (specified by bits 0 and 2 of the P 4 register)
S2 pin: Use of STOP mode release enabled (specified by bit 3 of the P4 register)

Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the HALT instruction.
2. If STOP mode is set when the timer's down counter is not 0 (timer operating), the system enters STOP mode only after all the 10 bits of the timer's down counter and the timer output enable flag are cleared to 0.
3. Write the NOP instruction as the first instruction after STOP mode is released.

### 5.3 Standby Mode Release Timing

(1) STOP mode release timing

Figure 5-1. STOP Mode Release by Release Condition


Caution When a release condition is established in the STOP mode, the device is released from the STOP mode, and goes into a wait state. At this time, if the release condition is not held, the device goes into STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode, it is necessary to hold the release condition longer than the wait time.
(2) HALT mode release timing

Figure 5-2. HALT Mode Release by Release Condition


## 6. RESET

The system is reset by the following occurrences.

- When the POC circuit has detected low-power voltage
- When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
- When the accumulator is OH when the RLZ instruction is executed
- When the stack pointer overflows or underflows

Table 6-1. Hardware Statuses After Reset

| Hardware |  |  | - Reset by Internal POC Circuit in Operation <br> - Reset by Other FactorNote 1 | - Reset by Internal POC Circuit in Standby Mode |
| :---: | :---: | :---: | :---: | :---: |
| PC (11 bits) |  |  | 000H |  |
| SP (1 bit) |  |  | OB |  |
| Data memory | R0 = DP |  | 000H |  |
|  | R1 to |  | Undefined | Previous status retained |
| Accumulator (A) |  |  | Undefined |  |
| Status flag (F) |  |  | OB |  |
| Carry flag (CY) |  |  | OB |  |
| Timer (10 bits) |  |  | 000H |  |
| Port register |  | P0 | FFH |  |
|  |  | P1 | $\times \mathrm{x} \times \times 11 \times 1 \mathrm{~B}^{\text {Note } 2}$ |  |
| Control register |  | P3 | 03H |  |
|  |  | P4 | 26H |  |

Notes 1. The following resets are available.

- Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy the precondition)
- Reset when executing the RLZ instruction (when $A=0$ )
- Reset by stack pointer overflow or underflow

2. Value according to the $\mathrm{K}_{1}$ or $\mathrm{S}_{2}$ pin status.

In order to prevent malfunction, do not input a high level to all the $\mathrm{K}_{10}$ to $\mathrm{K}_{13}$ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

## 7. POC CIRCUIT

The POC circuit monitors the power supply voltage and applies an internal reset in the microcontroller when the battery is replaced.

Cautions 1. There are cases in which the POC circuit cannot detect a low power supply voltage of less than 1 ms . Therefore, if the power supply voltage has become low for a period of less than 1 ms , the POC circuit may malfunction because it does not generate an internal reset signal.
2. Clock oscillation is stopped by the resonator due to low power supply voltage before the POC circuit generates the internal reset signal. In this case, malfunction may result, for example when the power supply voltage is recovered after the oscillation is stopped. This type of phenomenon takes place because the POC circuit does not generate an internal reset signal (because the power supply voltage recovers before the low power supply voltage is detected) even though the clock has stopped. If, by any chance, a malfunction has taken place, remove the battery for a short time and put it back. In most cases, normal operation will be resumed.
3. In order to prevent malfunction, do not input a high level to all the K $\mathrm{K}_{10}$ to $\mathrm{K}_{13}$ pins when POC is released due to supply voltage startup (these pins can be left open. When leaving open, keep pull-down resistors connected).

### 7.1 Functions of POC Circuit

The POC circuit has the following functions.

- Generates an internal reset signal when Vdd $\leq$ Vpoc.
- Cancels an internal reset signal when Vdd > Vpoc.

Here, VDD: Power supply voltage, Vpoc: POC detection voltage.


* Notes 1. In reality, an oscillation stabilization wait time must elapse before the circuit is switched to operating mode. The oscillation stabilization wait time is about $246 / \mathrm{fx}$ to $694 / \mathrm{fx}$ (about 70 to $190 \mu \mathrm{~s}$, at $\mathrm{fx}=3.64$ MHz ).

2. For the POC circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the Vpoc for a period of 1 ms or more. Therefore, in reality, there is a time lag of up to 1 ms until the reset takes effect.
3. The POC detection voltage (Vpoc) varies between approximately 1.7 to 2.0 V ; thus, the reset may be canceled at a power supply voltage smaller than the assured range ( $\mathrm{VdD}=2.0$ to 3.6 V ). However, as long as the conditions for operating the POC circuit are met, the actual lowest operating power supply voltage is lower than the POC detection voltage. Therefore, no malfunction occurs due to the shortage of power supply voltage. However, malfunction for such reasons as the clock not oscillating due to low power supply voltage may occur (refer to Cautions 3. in 7. POC CIRCUIT).

### 7.2 Oscillation Check at Low Supply Voltage

A reliable reset operation can be expected from the POC circuit if it satisfies the condition that the clock can oscillate even at a low power supply voltage (the oscillation start voltage of the resonator being even lower than the POC detection voltage). Whether this condition is met or not can be checked by measuring the oscillation status on a product which actually contains a POC circuit, as follows.
$<1>$ Connect a storage oscilloscope to the Xout pin so that the oscillation status can be measured.
<2> Connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage VDD from 0 V (making sure to avoid VDD > 3.6 V ).

At first (when VDD < approx. 1.7 V ), the Xout pin is 0 V regardless of the VDD. However, at the point when Vdd reaches the POC detection voltage (Vpoc $=1.85 \mathrm{~V}$ (TYP.)), the voltage of the Xout pin jumps to about 0.5 Vdd . Maintain this power supply voltage for a while to measure the waveform of the Xout pin. If, by any chance, the oscillation start voltage of the resonator is lower than the POC detection voltage, the growing oscillation of the Xout pin can be confirmed within several ms after Vdd has reached Vpoc.

## 8. SYSTEM CLOCK OSCILLATOR

The system clock oscillator is configured by an oscillator circuit for a ceramic resonator ( $f x=2.4$ to 8 MHz ).

Figure 8-1. System Clock


The system clock oscillator stops its oscillation after reset or in STOP mode.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as the ground. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.


## 9. INSTRUCTION SET

### 9.1 Machine Language Output by Assembler

The bit length of the machine language of this product is 10 bits per word. However, the machine language output by the assembler is extended to 16 bits per word. As shown in the example below, the extension is made by inserting 3 extended bits (111) in two locations.

Figure 9-1. Example of Assembler Output (10 Bits Extended to 16 Bits)
$<1>$ In the case of "ANL A, @ROH"

<2> In the case of "OUT PO, \#data8"


### 9.2 Circuit Symbol Description

A: Accumulator
ASR: Address stack register
addr: Program memory address
CY: Carry flag
data4: 4-bit immediate data
data8: 8-bit immediate data
data10: 10-bit immediate data
F: $\quad$ Status flag
PC: Program counter
Pn: $\quad$ Port register pair $(\mathrm{n}=0,1,3,4)$
POn: Port register (lower 4 bits)
P1n: Port register (higher 4 bits)
ROMn: Bit $n$ of the program memory ( $\mathrm{n}=0$ to 9 )
Rn: Register pair
ROn: Data memory (general-purpose register; $\mathrm{n}=0$ to F )
R1n: Data memory (general-purpose register; $\mathrm{n}=0$ to F )
SP: Stack pointer
T: Timer register
T0: $\quad$ Timer register (lower 4 bits)
T1: $\quad$ Timer register (higher 4 bits)
$(x): \quad$ Content addressed with $\times$

### 9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table

## Accumulator operation instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| ANL | A, R0n | FBEn |  |  | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0$ to F | 1 | 1 |
|  | A, R1n | FAEn |  |  | $C Y \leftarrow \mathrm{~A}_{3} \cdot \mathrm{Rmn}_{3}$ |  |  |
|  | A, @ROH | FAF0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{R} 0))_{7-4} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{7} \end{aligned}$ |  |  |
|  | A, @ROL | FBF0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{R} 0))_{3-0} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3} \end{aligned}$ |  |  |
|  | A, \#data 4 | FBF1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge \text { data } 4 \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \text { data } 43 \end{aligned}$ | 2 |  |
| ORL | A, R0n | FDEn |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0 \text { to } \mathrm{F} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 1 |  |
|  | A, R1n | FCEn |  |  |  |  |  |
|  | A, @ROH | FCF0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee((\mathrm{P} 13),(\mathrm{R} 0))_{7-4} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, @ROL | FDF0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee((\mathrm{P} 13),(\mathrm{R} 0))_{3-0} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, \#data 4 | FDF1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee \text { data } 4 \\ & C Y \leftarrow 0 \end{aligned}$ | 2 |  |
| XRL | A, ROn | F5En |  |  | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{Rmn}) \quad m=0,1 \quad \mathrm{n}=0$ to F $\mathrm{CY} \leftarrow \mathrm{A}_{3} \cdot \mathrm{Rmn}_{3}$ | 1 |  |
|  | A, R1n | F4En |  |  |  |  |  |
|  | A, @ROH | F4F0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \forall((\mathrm{P} 13),(\mathrm{RO}))_{7-4} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{7} \end{aligned}$ |  |  |
|  | A, @ROL | F5F0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \forall((\mathrm{P} 13),(\mathrm{R} 0))_{3-0} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3} \end{aligned}$ |  |  |
|  | A, \#data 4 | F5F1 | data4 |  | $\begin{aligned} & \mathrm{A}) \leftarrow(\mathrm{A}) \forall \text { data } 4 \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \text { data } 43 \end{aligned}$ | 2 |  |
| INC | A | F4F3 |  |  | $\begin{aligned} & (A) \leftarrow(A)+1 \\ & \text { if }(A)=0 \quad C Y \leftarrow 1 \\ & \text { else } C Y \leftarrow 0 \end{aligned}$ | 1 |  |
| RL | A | FCF3 |  |  | $\begin{aligned} & \left(A_{n+1}\right) \leftarrow\left(A_{n}\right),\left(A_{0}\right) \leftarrow\left(A_{3}\right) \\ & C Y \leftarrow A_{3} \end{aligned}$ |  |  |
| RLZ | A | FEF3 |  |  | $\begin{aligned} & \text { if } A=0 \text { reset } \\ & \text { else }\left(A_{n+1}\right) \leftarrow\left(A_{n}\right),\left(A_{0}\right) \leftarrow\left(A_{3}\right) \\ & \text { CY } \leftarrow A_{3} \end{aligned}$ |  |  |

## Input/output instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| IN | A, POn | FFF8 + n | - | - | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{Pmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4 \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 1 | 1 |
|  | A, P1n | FEF8 + n | - | - |  |  |  |
| OUT | POn, A | $E 5 F 8$ + n | - | - | $(\mathrm{Pmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4$ |  |  |
|  | P1n, A | $\mathrm{E} 4 \mathrm{~F} 8+\mathrm{n}$ | - | - |  |  |  |
| ANL | A, POn | FBF8 + n | - | - | $\begin{aligned} & (A) \leftarrow(A) \wedge(P m n) \quad m=0,1 \quad n=0,1,3,4 \\ & C Y \leftarrow A_{3} \cdot P_{m} 3 \end{aligned}$ |  |  |
|  | A, P1n | FAF8 + n | - | - |  |  |  |
| ORL | A, P0n | FDF8 + n | - | - | $\begin{aligned} & (A) \leftarrow(A) \vee(P m n) \quad m=0,1 \quad n=0,1,3,4 \\ & C Y \leftarrow 0 \end{aligned}$ |  |  |
|  | A, P1n | FCF8 + n | - | - |  |  |  |
| XRL | A, POn | F5F8 + n | - | - | $\begin{aligned} & (A) \leftarrow(A) \forall(P m n) \quad m=0,1 \quad n=0,1,3,4 \\ & C Y \leftarrow A_{3} \cdot P_{3} \end{aligned}$ |  |  |
|  | A, P1n | F4F8 + n | - | - |  |  |  |


| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction <br> Length | Instruction <br> Cycle |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  | 1 |  |
| OUT | Pn, \#data8 | E6F8 +n | data8 |  | $(\mathrm{Pn}) \leftarrow$ data8 | $\mathrm{n}=0,1,3,4$ | 2 |

Remark Pn: P1n-P0n are handled in pairs.

## Data transfer instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | $\begin{gathered} \text { Instruction } \\ \text { Length } \end{gathered}$ | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| MOV | A, R0n | FFEn |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0 \text { to } \mathrm{F} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 1 | 1 |
|  | A, R1n | FEEn |  |  |  |  |  |
|  | A, @ROH | FEF0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))_{7-4} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, @ROL | FFF0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))_{3-0} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, \#data 4 | FFF1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow \text { data } 4 \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 2 |  |
|  | R0n, A | E5En |  |  | $(\mathrm{Rmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0$ to F | 1 |  |
|  | R1n, A | E4En |  |  |  |  |  |


| Mnemonic | Operand | Instruction Code |  |  | Operation |  | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |  |
| MOV | Rn, \#data8 | E6En | data8 | - | $($ R1n-R0n) $\leftarrow$ data8 | $\mathrm{n}=0$ to F | 2 | 1 |
|  | Rn, @R0 | E7En | - | - | $($ R1n-R0n) $\leftarrow((P 13),(R 0))$ | $\mathrm{n}=1$ to F | 1 |  |

Remark Rn: R1n-R0n are handled in pairs.

## Branch instructions

| Mnemonic | Operand | Instruction Code |  |  |  | Operation | $\begin{array}{c}\text { Instruction } \\ \text { Length }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Instruction |  |  |  |  |  |
| Cycle |  |  |  |  |  |  |  |$]$

Caution 0 and 1, which refer to PAGEO and 1, are not written when describing mnemonics.

## Subroutine instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| CALL | addr (Page 0) | E6F2 | E8F1 | addr | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{addr}$ | 3 | 2 |
|  | addr (Page 1) | E6F2 | E9F1 | addr |  |  |  |
| RET |  | E8F2 |  |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ | 1 | 1 |

Caution 0 and 1, which refer to PAGEO and 1, are not written when describing mnemonics.

## Timer operation instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation |  | Instruction <br> Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |  |
| MOV | A, T0 | FFFF |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{Tn}) \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | $\mathrm{n}=0,1$ | 1 | 1 |
|  | A, T1 | FEFF |  |  |  |  |  |  |
|  | T0, A | E5FF |  |  | $(\mathrm{Tn}) \leftarrow(\mathrm{A})$ | $\mathrm{n}=0,1$ |  |  |
|  | T1, A | F4FF |  |  | (T) $\mathrm{n} \leftarrow 0$ |  |  |  |


| Mnemonic | Operand | Instruction Code |  |  |  | Instruction <br> Length | Instruction <br> Cycle |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | E6FFF | data10 |  | $(\mathrm{T}) \leftarrow$ data10 | 1 | 1 |
|  | T, @R0 | F4FF |  |  | $(\mathrm{T}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))$ |  |  |

Other instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| HALT | \#data4 | E2F1 | data4 |  | Standby mode | 2 | 1 |
| STTS | \#data4 | E3F1 | data4 |  | If statuses match $\mathrm{F} \leftarrow 1$ else $F \leftarrow 0$ |  |  |
|  | R0n | E3En |  |  | If statuses match $\mathrm{F} \leftarrow 1$ <br> else $F \leftarrow 0 \quad n=0$ to $F$ | 1 |  |
| SCAF |  | FAF3 |  |  | $\begin{aligned} & \text { If } A=0 \mathrm{FH} \quad \mathrm{CY} \leftarrow 1 \\ & \text { else } \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
| NOP |  | E0E0 |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |  |  |

### 9.4 Accumulator Operation Instructions

## ANL A, ROn

ANL A, R1n

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \wedge(R m n) \quad m=0,1 \quad n=0$ to $F$
$C Y \leftarrow A_{3} \cdot R m n 3$
The accumulator contents and the register Rmn contents are ANDed and the results are entered in the accumulator.

ANL A, @ROH
ANL A, @ROL

<1> Instruction code: | 1 | 1 | 0 | 1 | $0 / 1$ | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count:
1
$<3>$ Function:
$(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{RO})) 7-4$ (in the case of ANL A, @ROH)
$C Y \leftarrow A_{3} \cdot R O M 7$
$(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{RO}))_{3-0}$ (in the case of ANL A, @ROL)
$C Y \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3}$
The accumulator contents and the program memory contents specified with the control register P13 and register pair R10-Roo are ANDed and the results are entered in the accumulator.
If $H$ is specified, $b_{7}, b_{6}, b_{5}$, and $b_{4}$ take effect. If $L$ is specified, $b_{3}, b_{2}, b_{1}$, and $b_{0}$ take effect.

- Program memory (ROM) organization


Valid bits at the time of accumulator operation

## ANL A, \#data4

$<1>$ Instruction code: | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \wedge$ data 4
$C Y \leftarrow \mathrm{~A}_{3} \cdot$ data4 $_{3}$
The accumulator contents and the immediate data are ANDed and the results are entered in the accumulator.

## ORL A, ROn <br> ORL A, R1n

<1> Instruction code: | 1 | 1 | 1 | 0 | $R_{4}$ | 0 | $R_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $R_{2}$ | $R_{1}$ | $R_{0}$ |  |  |  |  |

<2> Cycle count: 1
<3> Function:

$$
\begin{aligned}
& (\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0 \text { to } \mathrm{F} \\
& \mathrm{CY} \leftarrow 0
\end{aligned}
$$

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

## ORL A, @ROH

ORL A, @ROL

<1> Instruction code: | 1 | 1 | 1 | 0 | $0 / 1$ | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | $0 \quad 0$

$<2>$ Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \vee(P 13),(R 0))_{7-4}$ (in the case of ORL A, @R0H)
$(A) \leftarrow(A) \vee(P 13),(R 0))_{3-0}$ (in the case of ORL A, @R0L)
$C Y \leftarrow 0$
The accumulator contents and the program memory contents specified with the control register P13 and register pair $R_{10}-R_{00}$ are ORed and the results are entered in the accumulator.
If $H$ is specified, $b_{7}, b_{6}, b_{5}$, and $b_{4}$ take effect. If $L$ is specified, $b_{3}, b_{2}, b_{1}$, and $b_{0}$ take effect.

## ORL A, \#data4


<2> Cycle count: 1
<3> Function:
$(A) \leftarrow(A) \vee$ data 4
$C Y \leftarrow 0$
The accumulator contents and the immediate data are ORed and the results are entered in the accumulator.

## XRL A, ROn

## XRL A, R1n

<1> Instruction code: | 1 | 0 | 1 | 0 | $R_{4}$ | 0 | $R_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $R_{2}$ | $R_{1}$ | $R_{0}$ |  |  |  |  |
| 1 |  |  |  |  |  |  |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \forall(R m n) \quad m=0,1 \quad n=0$ to $F$
$\mathrm{CY} \leftarrow \mathrm{A}_{3} \cdot \mathrm{Rmn}_{3}$
The accumulator contents and the register Rmn contents are exclusive-ORed and the results are entered in the accumulator.

XRL A, @ROH

## XRL A, @ROL

<1> Instruction code: | 1 | 0 | 1 | 0 | $0 / 1$ | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \forall(P 13),(R 0))_{7-4}$ (in the case of XRL A, @ROH)
$C Y \leftarrow A_{3} \cdot R O M 7$
$(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{P} 13),(\mathrm{RO}))_{3-0}$ (in the case of XRL A, @ROL)
$C Y \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3}$
The accumulator contents and the program memory contents specified with the control register P13 and register pair $\mathrm{R}_{10}-\mathrm{R}_{00}$ are exclusive-ORed and the results are entered in the accumulator.
If $H$ is specified, $b_{7}, b_{6}, b_{5}$, and $b_{4}$ take effect. If $L$ is specified, $b_{3}, b_{2}, b_{1}$, and $b_{0}$ take effect.

## XRL A, \#data4


$<2>$ Cycle count: 1
$<3>$ Function:
$(\mathrm{A}) \leftarrow(\mathrm{A}) \forall$ data 4
$C Y \leftarrow \mathrm{~A}_{3} \cdot$ data $^{2} 3$
The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

## INC A

<1> Instruction code: | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function:
$(\mathrm{A}) \leftarrow(\mathrm{A})+1$
If $\quad A=0 \quad C Y \leftarrow 1$
else $\quad \mathrm{CY} \leftarrow 0$
The accumulator contents are incremented (+1).

RLA

<1> Instruction code: | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad\left(A_{n}+1\right) \leftarrow\left(A_{n}\right),\left(A_{0}\right) \leftarrow\left(A_{3}\right)$
$C Y \leftarrow A_{3}$
The accumulator contents are rotated counterclockwise bit by bit.

## RLZ A

<1> Instruction code: | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: If $A=0$ reset
else $\quad\left(A_{n}+1\right) \leftarrow\left(A_{n}\right),\left(A_{0}\right) \leftarrow\left(A_{3}\right)$
$C Y \leftarrow A_{3}$
The accumulator contents are rotated counterclockwise bit by bit.
If $\mathbf{A}=\mathbf{O H}$ at the time of instruction execution, an internal reset takes effect.

### 9.5 I/O Instructions

## IN A, POn

IN A, P1n

<1> Instruction code: | 1 | 1 | 1 | 1 | $\mathrm{P}_{4}$ | 1 | 1 | $\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(P m n) \quad m=0,1 \quad n=0,1,3,4$ $C Y \leftarrow 0$
The port Pmn data is loaded (read) into the accumulator.

## OUT POn, A

OUT P1n, A

<1> Instruction code: | 0 | 0 | 1 | 0 | $P_{4}$ | 1 | 1 | $P_{2} P_{1} P_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$<2>$ Cycle count: 1
$<3>$ Function: $\quad(\mathrm{Pmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4$
The accumulator contents are transferred to port Pmn to be latched.

## ANL A, POn

## ANL A, P1n

<1> Instruction code: | 1 | 1 | 0 | 1 | $\mathrm{P}_{4}$ | 1 | 1 | $\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \wedge(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow A_{3} \cdot P m n$
The accumulator contents and the port Pmn contents are ANDed and the results are entered in the accumulator.

## ORL A, POn

ORL A, P1n

<1> Instruction code: | 1 | 1 | 1 | 0 | $P_{4}$ | 1 | 1 | $P_{2} P_{1} P_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(A) \leftarrow(A) \vee(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow 0$
The accumulator contents and the port Pmn contents are ORed and the results are entered in the accumulator.

## XRL A, POn

XRL A, P1n

<1> Instruction code: | 1 | 0 | 1 | 0 | $P_{4}$ | 1 | 1 | $\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \forall(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow A_{3} \cdot P m n$
The accumulator contents and the port Pmn contents are exclusive-ORed and the results are entered in the accumulator.

## OUT Pn, \#data8

<1> Instruction code: | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $P_{2} P_{1} P_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $d_{7}$ | $d_{6}$ | $d_{5}$ | $d_{4}$ | 0 | $d_{3}$ | $d_{2}$ |

<2> Cycle count: 1
<3> Function: $\quad(\mathrm{Pn}) \leftarrow \operatorname{data8} \mathrm{n}=0,1,3,4$
The immediate data is transferred to port $P n$. In this case, port $P n$ refers to $P_{1 n}-P_{0 n}$ operating in pairs.

### 9.6 Data Transfer Instructions

MOV A, ROn
MOV A, R1n

<2> Cycle count: 1
<3> Function: $\quad(\mathrm{A}) \leftarrow(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \mathrm{n}=0$ to F $C Y \leftarrow 0$

The register Rmn contents are transferred to the accumulator.

MOV A, @ROH

<1> Instruction code: | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0)) 7-4$
$C Y \leftarrow 0$
The higher 4 bits ( $\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4}$ ) of the program memory specified with control register P13 and register pair $R_{10-} R_{00}$ are transferred to the accumulator. b9 is ignored.

MOV A, @ROL

<1> Instruction code: | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))_{3-0}$
$C Y \leftarrow 0$
The lower 4 bits ( $b_{3} b_{2} b_{1} b_{0}$ ) of the program memory specified with control register P13 and register pair $R_{10-} R_{00}$ are transferred to the accumulator. bs is ignored.

- Program memory (ROM) contents


MOV A, \#data4

$$
\begin{aligned}
& \text { <1> Instruction code: } \begin{array}{|l|l|lll|l|lll|l|}
\hline 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\
\hline \hline 0 & 0 & 0 & 0 & 0 & 0 & d_{3} & d_{2} & d_{1} & d_{0} \\
\hline & & & & & & \\
\hline
\end{array} \\
& \text { <2> Cycle count: } 1 \\
& \text { <3> Function: } \quad(A) \leftarrow \text { data4 } \\
& C Y \leftarrow 0
\end{aligned}
$$

The immediate data is transferred to the accumulator.

## MOV ROn, A

## MOV R1n, A


<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{Rmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \mathrm{n}=0$ to F
The accumulator contents are transferred to register Rmn.

## MOV Rn, \#data8

$<1>$ Instruction code: | 0 | 0 | 1 | 1 | 0 | 0 | $R_{3} R_{2} R_{1} R_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $d_{7}$ | $d_{6}$ | $d_{5}$ | $d_{4}$ | 0 | $d_{3}$ |

<2> Cycle count: 1
$<3>$ Function: $\quad(R 1 n-R 0 n) \leftarrow$ data8 $n=0$ to $F$
The immediate data is transferred to the register. Using this instruction, registers operate as register pairs.
The pair combinations are as follows.
Ro: R10-Roo
$R_{1}: R_{11}-R_{01}$
$\vdots$
Re: Rie - Roe
$R_{F}: \underbrace{R_{1 F}}_{1 F}-\underbrace{R_{0 F}}_{0 F}$
Lower column
Higher column

MOV Rn, @RO

<1> Instruction code: | 0 | 0 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathrm{R}_{3} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$

<2> Cycle count: 1
$<3>$ Function: $\quad(R 1 n-R 0 n) \leftarrow((P 13), R 0)) \quad n=1$ to $F$
The program memory contents specified with control register P13 and register pair R10-Roo are transferred to register pair R1n-R0n. The program memory consists of 10 bits and has the following state after the transfer to the register.

Program memory


The higher 3 bits of the program memory address is specified with the control register (P13).

### 9.7 Branch Instructions

The program memory consists of pages in steps of $1 \mathrm{~K}(000 \mathrm{H}$ to $3 F F H)$. However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

```
\muPD64A (ROM: 1K steps): Page 0
\muPD65 (ROM: 2K steps): Pages 0,1
\muPD6P5 (PROM: 2K steps): Pages 0,1
JMP addr
```




```
    <2> Cycle count: 1
    <3> Function: }\quad\textrm{PC}\leftarrow\mathrm{ addr
```

        The 10 bits (PC9-0) of the program counter are replaced directly by the specified address addr (a9 to
        a0).
    JC addr
$<1>$ Instruction code: page $0 \begin{array}{|l|l|lll|lllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1,\end{array}$, page $\left.1 \begin{array}{|l|l|l|l|llll|}\hline 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0\end{array}\right)$

<2> Cycle count:
1
$<3>$ Function:
If $\quad C Y=1 \quad \mathrm{PC} \leftarrow$ addr
else $P C \leftarrow P C+2$

If the carry flag CY is set (1), a jump is made to the address specified with addr (a9 to ao).

## JNC addr


If the carry flag CY is cleared (0), a jump is made to the address specified with addr (a9 to ao).

JF addr


<2> Cycle count:
1
$<3>$ Function: If $\mathrm{F}=1 \quad \mathrm{PC} \leftarrow$ addr
else $P C \leftarrow P C+2$
If the status flag $F$ is set (1), a jump is made to the address specified with addr (a9 to a0).

JNF addr

If the status flag $F$ is cleared ( 0 ), a jump is made to the address specified with addr (a9 to ao).

### 9.8 Subroutine Instructions

The program memory consists of pages in steps of $1 \mathrm{~K}(000 \mathrm{H}$ to $3 F F H)$. However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

```
\muPD64A (ROM: 1K steps): Page 0
\muPD65 (ROM: 2K steps): Pages 0,1
\muPD6P5 (PROM: 2K steps): Pages 0,1
```


## CALL addr

<1> Instruction code: | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



<2> Cycle count: 2
<3> Function: $\quad S P \leftarrow S P+1$
ASR $\leftarrow \mathrm{PC}$
$\mathrm{PC} \leftarrow$ addr
The stack pointer value is incremented (+1) and the program counter value is saved to the address stack register. The address specified with the operand addr (a9 to ao) is then entered in the program counter. If a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect.

## RET

<1> Instruction code: | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad \mathrm{PC} \leftarrow \mathrm{ASR}$
$\mathrm{SP} \leftarrow \mathrm{SP}-1$
The value saved in the address stack register is restored to the program counter. The stack pointer is then decremented $(-1)$.
If a borrow is generated when the stack pointer value is decremented ( -1 ), an internal reset takes effect.

### 9.9 Timer Operation Instructions

MOV A, TO
MOV A, T1

<1> Instruction code: | 1 | 1 | 1 | 1 | $0 / 1$ | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(A) \leftarrow(T n) \quad n=0,1$ $C Y \leftarrow 0$
The timer Tn contents are transferred to the accumulator. T1 corresponds to ( $\mathrm{t} 9, \mathrm{t}_{\mathrm{t}, \mathrm{t} 7,} \mathrm{t}$ ) ; T0 corresponds to ( $\mathrm{t}_{5}, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ).


MOV T0, A
MOV T1, A

<1> Instruction code: | 0 | 0 | 1 | 0 | $0 / 1$ | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(T n) \leftarrow(A) \quad n=0,1$
The accumulator contents are transferred to timer register Tn. T1 corresponds to (t9, t8, t7, t6); T0 corresponds to ( $\mathrm{t}_{5}, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ). After executing this instruction, if data is transferred to $\mathbf{T 1}, \mathrm{t}_{1}$ becomes 0 ; if data is transferred to TO , to becomes 0 .

MOV T, \#data10

<2> Cycle count: 1
$<3>$ Function: $\quad(T) \leftarrow$ data10
The immediate data is transferred to timer register T (tg-to).

Remark The timer time is set with (set value +1 ) $\times 64 / \mathrm{fx}$ (or $128 / \mathrm{fx}$ ).

```
MOV T, @R0
    <1> Instruction code: }\begin{array}{ll:lllll:l|lllll}{\hline0}&{0}&{1}&{1}&{1}&{1}&{1}&{1}&{1}&{1}\\{\hline}
    <2> Cycle count: 1
    <3> Function: }\quad(\textrm{T})\leftarrow((P13),(R0)
```

The program memory contents specified by the control register P13 and the register pair R10-Roo are transferred to timer register T (to to to).
The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.


The higher 3 bits of the program memory address are specified by the control register ( P 13 ).
Caution When setting a timer value in the program memory, be sure to use the DT quasi directive.

### 9.10 Other Instructions

## HALT \#data4

| <1> Instruction code: | 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  | 0 | 0 | 0 |  |  | $\mathrm{d}_{2}$ |  |
| <2> Cycle count: | 1 |  |  |  |  |  |  |  |  |
| $<3>$ Function: | Standby mode |  |  |  |  |  |  |  |  |

Places the CPU in standby mode.
The condition to cancel the standby mode (HALT/STOP mode) is specified by the immediate data.

## STTS ROn

<1> Instruction code: | 0 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathrm{R}_{3} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$

<2> Cycle count: 1
$<3>$ Function: If statuses match $\mathrm{F} \leftarrow 1$
else $F \leftarrow 0 \quad n=0$ to $F$
The $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~K}_{1 / 0}, \mathrm{~K}_{1}$, and TIMER statuses are compared with the register Ron contents. If at least one of the statuses matches the bits that have been set, status flag $F$ is set (1).
If none of them match, status flag $F$ is cleared (0).

## STTS \#data4


The $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~K}_{1 / 0}, \mathrm{~K}_{1}$, and TIMER statuses are compared with the immediate data contents. If at least one of the statuses matches the bits that have been set, status flag $F$ is set (1).
If none of them match, status flag $F$ is cleared (0).

## SCAF (Set Carry If Acc = Fh)

<1> Instruction code: | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3>Function: If $A=0 F H \quad C Y \leftarrow 1$
else $\quad C Y \leftarrow 0$
The carry flag CY is set (1) if the accumulator contents are FH.
The accumulator values after executing the SCAF instruction are as follows.

| Accumulator Value |  | Carry Flag |
| :--- | :--- | :--- |
| Before Execution | After Execution |  |
| $x \times \times 0$ | 0000 | 0 (clear) |
| $x \times 01$ | 0001 | 0 (clear) |
| $\times 011$ | 0011 | 0 (clear) |
| 0111 | 0111 | 0 (clear) |
| 1111 | 1111 | 1 (set) |

Remark $\times$ : don't care

NOP

<1> Instruction code: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad \mathrm{PC} \leftarrow \mathrm{PC}+1$
No operation

## 10. ASSEMBLER RESERVED WORDS

### 10.1 Mask Option Quasi Directives

When creating the $\mu$ PD64A and 65 program, it is necessary to use a mask option quasi directive in the assembler's source program.

### 10.1.1 OPTION and ENDOP quasi directives

The OPTION and subsequent quasi directives down to the ENDOP quasi directive are called the mask option definition block. The format of the mask option definition block is as follows.


### 10.1.2 Mask option definition quasi directive

The quasi directive that can be used in the mask option definition block is shown in Table 10-1.
The mask option definition can only be specified as follows. Be sure to specify the following quasi directive.

## Example

| Symbol field | Mnemonic field | Operand field | Comment field |
| :---: | :---: | :---: | :---: |
|  | OPTION |  |  |
|  | USEPOC |  | ; POC circuit incorporated |
|  | ENDOP |  |  |

Table 10-1. Mask Option Definition Quasi Directive

| Name | Mask Option Definition Quasi Directive | PRO File |  |
| :--- | :--- | :---: | :---: |
|  |  | Address Value | Data Value |
| POC | USEPOC <br> (POC circuit incorporated) | 2044 H | 01 |

## 11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD |  |  | -0.3 to +3.8 | V |
| Input voltage | V | Kıo, $\mathrm{K}_{1}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  | -0.3 to $V_{D D}+0.3$ | V |
| Output voltage | Vo |  |  | -0.3 to $V_{D D}+0.3$ | V |
| Output current, high | IoHNote | REM | Peak value | -30 | mA |
|  |  |  | rms value | -20 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | -7.5 | mA |
|  |  |  | rms value | -5 | mA |
|  |  | Per Kıo pin | Peak value | -13.5 | mA |
|  |  |  | rms value | -9 | mA |
|  |  | Total of $\overline{\mathrm{LED}}$ and Kı/o pins | Peak value | -18 | mA |
|  |  |  | rms value | -12 | mA |
| Output current, low | IoLNote | REM | Peak value | 7.5 | mA |
|  |  |  | rms value | 5 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | 7.5 | mA |
|  |  |  | rms value | 5 | mA |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | T stg |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note The rms value should be calculated as follows: $[r m s$ value $]=[$ Peak value $] \times \sqrt{\text { Duty }}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD | $\mathrm{fx}=2.4$ to 8 MHz | 2.0 | 3.0 | 3.6 | V |

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=2.0$ to 3.6 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{1+1}$ | $\mathrm{S}_{2}$ |  | 0.8 VDD |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{1 H 2}}$ | Kıo |  | $0.7 \mathrm{~V}_{\text {d }}$ |  | VDD | V |
|  | $\mathrm{V}_{\text {низ }}$ | Kı, So, St |  | 0.65 VDD |  | VDD | V |
| Input voltage, low | VIL1 | $\mathrm{S}_{2}$ |  | 0 |  | 0.2 VdD | V |
|  | VIL2 | Kıo |  | 0 |  | $0.3 \mathrm{~V}_{\mathrm{dD}}$ | V |
|  | VIL3 | Kı, So, S ${ }_{1}$ |  | 0 |  | 0.15 VdD | V |
| Input leakage current, high | ІІнн1 | Kı <br> $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$, pull-down resistor not incorporated |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ІІІн2 | $\begin{aligned} & S_{0}, S_{1}, S_{2} \\ & V_{1}=V_{D D}, \text { pull-down resistor not incorporated } \end{aligned}$ |  |  |  | 3 | $\mu \mathrm{A}$ |
| Input leakage current, low | LıLı1 | $\mathrm{K}_{1} \quad \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILLL2 | $\mathrm{K}_{1} \mathrm{O} \quad \mathrm{V}_{1}=0 \mathrm{~V}$ |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILı3 | $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2} \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  | -3 | $\mu \mathrm{A}$ |
| Output voltage, high | Vor1 | REM, $\overline{L E D}, \mathrm{~K}_{1 /}$ | $\mathrm{IOH}=-0.3 \mathrm{~mA}$ | 0.8 VDD |  |  | V |
| Output voltage, low | Vol1 | REM, $\overline{\text { LED }}$ | $\mathrm{loL}=0.3 \mathrm{~mA}$ |  |  | 0.3 | V |
|  | Vol2 | Kıo | $\mathrm{loL}=15 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| Output current, high | Іон1 | REM | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, $\mathrm{VOH}=1.0 \mathrm{~V}$ | -5 | -12 |  | mA |
|  | Іон2 | K/10 | $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V}$, $\mathrm{VOH}=2.2 \mathrm{~V}$ | -2.5 | -7 |  | mA |
| Output current, low | loL1 | Kıo | V do $=3.0 \mathrm{~V}, \mathrm{VoL}=0.4 \mathrm{~V}$ | 30 | 70 |  | $\mu \mathrm{A}$ |
|  |  |  | V DD $=3.0 \mathrm{~V}, \mathrm{VOL}=2.2 \mathrm{~V}$ | 100 | 390 |  | $\mu \mathrm{A}$ |
| On-chip pull-down resistor | $\mathrm{R}_{1}$ | $\mathrm{K}_{1}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  | 75 | 150 | 300 | $k \Omega$ |
|  | R2 | Kıo |  | 130 | 250 | 500 | k $\Omega$ |
| Data retention power supply voltage | Vdddr | In STOP mode |  | 0.9 |  | 3.6 | V |
| Supply current | IdD1 | Operating mode | $\mathrm{fx}^{\text {c }} 8.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{dD}}=3 \mathrm{~V} \pm 10 \%$ |  | 0.8 | 1.6 | mA |
|  |  |  | $\mathrm{fx}=4.0 \mathrm{MHz}, \mathrm{VdD}=3 \mathrm{~V} \pm 10 \%$ |  | 0.7 | 1.4 | mA |
|  | IDD2 | HALT mode | $\mathrm{fx}_{\mathrm{x}}=8.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |  | 0.75 | 1.5 | mA |
|  |  |  | $\mathrm{fx}^{\text {a }}$ 4.0 MHz, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |  | 0.65 | 1.3 | mA |
|  | IdD3 | STOP mode | $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |  | 1.9 | 9.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.9 | 5.0 | $\mu \mathrm{A}$ |

AC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.0$ to 3.6 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction execution time | tor |  |  | 7.9 |  | 27 | $\mu \mathrm{s}$ |
| $\mathrm{K}_{1}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ high-level | $t \mathrm{H}$ |  |  | 10 |  |  | $\mu \mathrm{s}$ |
| width |  | When standby mode is released | In HALT mode | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | In STOP mode | Note |  |  | $\mu \mathrm{s}$ |

Note $10+52 / f x+$ oscillation growth time

Remark tcy $=64 / \mathrm{fx}$ (fx: System clock oscillation frequency)

## POC Circuit ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| POC detection voltageNote | V Poc |  |  | 1.85 | 2.0 | V |

Note The voltage with which the POC circuit cancels an internal reset. If Vpoc < VDD, the internal reset is canceled.
From the time of VPoc $\geq$ Vdd until the internal reset takes effect, a lag of up to 1 ms occurs. When the period of $V_{P O C} \geq V_{D D}$ lasts less than 1 ms , the internal reset may not take effect.

System Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{V} \mathrm{DD}=2.0$ to 3.6 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Oscillation frequency <br> (ceramic resonator) | fx |  | 2.4 | 3.64 | 8.0 | MHz |

Recommended Ceramic Resonator ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Manufacturer | Part Number | Frequency (MHz) | Recommended Constant |  | Power Supply <br> Voltage [V] |  | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 [pF] | C2 [pF] | MIN. | MAX. |  |
| TDK Corp. | FCR3.52MC5 | 3.52 | Unnecessary (On-chip C type) |  | 2.0 | 3.6 |  |
|  | FCR3.58MC5 | 3.58 |  |  |  |  |  |
|  | FCR3.64MC5 | 3.64 |  |  |  |  |  |
|  | FCR3.84MC5 | 3.84 |  |  |  |  |  |
|  | FCR4.0MC5 | 4.0 |  |  |  |  |  |
|  | FCR6.0MC5 | 6.0 |  |  |  |  |  |
|  | FCR8.0MC5 | 8.0 |  |  |  |  |  |
| Murata Mfg. Co., Ltd | CSA2.50MG040 | 2.5 | 100 | 100 |  |  |  |
|  | CST2.50MG040 |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CSA3.52MG | 3.52 | 30 | 30 |  |  |  |
|  | CST3.52MGW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CSTS0352MG03 |  |  |  |  |  |  |
|  | CSA3.58MG | 3.58 | 30 | 30 |  |  |  |
|  | CST3.58MGW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CST0358MG03 |  |  |  |  |  |  |
|  | CSA3.64MG | 3.64 | 30 | 30 |  |  |  |
|  | CST3.64MGW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CSTS0364MG03 |  |  |  |  |  |  |
|  | CSA3.84MG | 3.84 | 30 | 30 |  |  |  |
|  | CST3.84MGW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CST0384MG03 |  |  |  |  |  |  |
|  | CSA4.00MG | 4.0 | 30 | 30 |  |  |  |
|  | CST4.00MGW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CSTS0400MG03 |  |  |  |  |  |  |
|  | CSA6.00MG | 6.0 | 30 | 30 |  |  |  |
|  | CST6.00MGW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CSTS0600MG03 |  |  |  |  |  |  |
|  | CSA8.00MTZ | 8.0 | 30 | 30 |  |  |  |
|  | CST8.00MTW |  | Unnecessary (On-chip C type) |  |  |  |  |
|  | CSTS0800MG03 |  |  |  |  |  |  |

## External circuit example



## 12. CHARACTERISTIC CURVES (REFERENCE VALUES)



Iol vs. Vol (REM, $\overline{\text { LED }}$ )



Іон vs. Vон (REM, $\overline{\text { LED }}, \mathrm{K}_{\text {Io }}$ )


High-level output voltage Vон [V]


## 13. APPLICATION CIRCUIT EXAMPLE

## Example of application to system

- Remote-control transmitter (48 keys; mode selection switch accommodated)


Note $\mathrm{S}_{2}$ : Set this pin to disabled when releasing STOP mode.

* . Remote-control transmitter (56 keys accommodated)



## 14. PACKAGE DRAWING

## 20-PIN PLASTIC SSOP (7.62 mm (300))



## NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $6.65 \pm 0.15$ |
| B | 0.475 MAX. |
| C | 0.65 (T.P.) |
| D | $0.24_{-0.07}^{+0.08}$ |
| E | $0.1 \pm 0.05$ |
| F | $1.3 \pm 0.1$ |
| G | 1.2 |
| $H$ | $8.1 \pm 0.2$ |
| I | $6.1 \pm 0.2$ |
| J | $1.0 \pm 0.2$ |
| K | $0.17 \pm 0.03$ |
| L | 0.5 |
| M | 0.13 |
| N | 0.10 |
| P | $3^{\circ}{ }_{-3}{ }^{\circ}{ }^{\circ}$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |
|  | S20MC-65-5A4-2 |

Remark The external dimensions and material of the ES version are the same as those of the mass-produced version.

## 15. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD64A and 65 should be soldered and mounted under the following recommended conditions.
For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 15-1. Surface Mounting Type Soldering Conditions
$\mu$ PD64AMC- $\times \times \times-5 A 4$ : 20-pin plastic SSOP (7.62 mm (300))
$\mu$ PD65MC- $\times \times \times-5 A 4$ : $\quad 20-$ pin plastic SSOP ( 7.62 mm (300))

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, time: 30 seconds max. $\left(210^{\circ} \mathrm{C}\right.$ or higher), <br> count: three times or less | IR35-00-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, time: 40 seconds max. $\left(200^{\circ} \mathrm{C}\right.$ or higher), | VP15-00-3 |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., time: 10 seconds max, count: once, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) | WS60-00-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., time: 3 seconds max. (per pin row) | - |

Caution Do not use different soldering methods together (except for partial heating).

## APPENDIX A. DEVELOPMENT TOOLS

Emulators are provided for the $\mu$ PD64A and 65 emulation tools.

## Hardware

- Emulators (EB-65, EB-69 ${ }^{\text {Note }}$ )

These are tools used to emulate the $\mu$ PD64A and 65.

Note Products of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (+81-44-822-3813).

## Software

- Assembler (AS6133)
- This is a development tool for remote control transmitter software.

Part Number List of AS6133

| Host Machine | OS | Supply Medium | Part Number |
| :--- | :--- | :--- | :---: |
| PC-9800 series <br> (CPU: 80386 or more) | MS-DOS $^{\text {TM }}$ (Ver. 5.0 to Ver. 6.2) | 3.5 -inch 2HD | $\mu$ S5A13AS6133 |
| IBM PC/AT TM $^{\text {TM }}$ compatible | MS-DOS (Ver. 6.0 to Ver. 6.22) | 3.5 -inch 2HC | $\mu$ S7B13AS6133 |
|  | PC DOSTM (Ver. 6.1 to Ver. 6.3) |  |  |

## Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

## APPENDIX B. FUNCTIONAL COMPARISON BETWEEN $\mu$ PD64A, 65 AND OTHER PRODUCTS

| Item |  | $\mu$ PD62 | $\mu$ PD62A | $\mu$ PD64 | $\mu \mathrm{PD} 64 \mathrm{~A}$ | $\mu$ PD65 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM capacity |  | $512 \times 10$ bits | $512 \times 10$ bits | $1002 \times 10$ bits | $1002 \times 10$ bits | $2026 \times 10$ bits |
| RAM capacity |  | $32 \times 4$ bits |  |  |  |  |
| Stack |  | 1 level (multiplexed with RF of RAM) |  |  |  |  |
| Key matrix |  | $8 \times 6=48$ keys |  |  | $8 \times 7=56$ keys |  |
| Key extended input |  | $\mathrm{S}_{0}, \mathrm{~S}_{1}$ |  |  | So, S $\mathrm{S}_{1}$, $\mathrm{S}_{2}$ |  |
| Clock frequency |  | Ceramic oscillation <br> - $\mathrm{fx}=2.4$ to 8 MHz <br> - $\mathrm{fx}=2.4$ to 4 MHz <br> (with POC circuit) | Ceramic oscillation <br> - $\mathrm{fx}=2.4$ to 8 MHz | Ceramic oscillation <br> - $\mathrm{fx}=2.4$ to 8 MHz <br> - $\mathrm{fx}=2.4$ to 4 MHz <br> (with POC circuit) | Ceramic oscillation <br> - fx = 2.4 to 8 MHz |  |
| Timer | Clock | fx/64, fx/128 |  |  |  |  |
|  | Count start | Writing count value |  |  |  |  |
| Carrier | Frequency | - $\mathrm{fx} / 8, \mathrm{fx} / 64$, $\mathrm{fx} / 96$ (timer clock: $\mathrm{fx} / 64$ ) <br> - $\mathrm{fx} / 16, \mathrm{fx}_{\mathrm{x}} / 128, \mathrm{fx} / 192$ (timer clock: fx/128) <br> - No carrier |  |  |  |  |
|  | Output start | Synchronized with timer |  |  |  |  |
| Instruction execution time |  | $16 \mu \mathrm{~s}$ ( $\mathrm{f} x=4 \mathrm{MHz}$ ) |  |  |  |  |
| "MOV Rn, @R0" instruction |  | $\mathrm{n}=1$ to F |  |  |  |  |
| Standby mode | Reset | RESET input, POC |  |  | POC |  |
|  | Release condition (HALT instruction) | - HALT mode for timer only. <br> - STOP mode for only releasing KI (K/oo high-level output or K//oo high-level output) |  |  |  |  |
| Relationship between HALT instruction execution and status flag (F) |  | HALT instruction not executed when $\mathrm{F}=1$ |  |  |  |  |
| POC circuit |  | - Mask option <br> - Low level output to $\overline{\text { RESET }}$ pin on detection |  |  | - Provided <br> - Generates internal reset signal on detection |  |
|  | POC detection voltage | $V_{\text {POC }}=1.6 \mathrm{~V}$ (TYP.) | VPOC $=1.85 \mathrm{~V}$ (TYP.) | $\mathrm{V}_{\text {POC }}=1.6 \mathrm{~V}$ (TYP.) | VPOC $=1.85 \mathrm{~V}$ (TYP.) |  |
| Mask option |  | POC circuit only |  |  | None |  |
| Supply voltage |  | - $V_{D D}=1.8$ to 3.6 V <br> - $\mathrm{V}_{\mathrm{DD}}=2.2$ to 3.6 V (with POC circuit) | $V_{\text {DD }}=2.0$ to 3.6 V | - $V_{D D}=1.8$ to 3.6 V <br> - $V_{D D}=2.2$ to 3.6 V (with POC circuit) | $V_{D D}=2.0$ to 3.6 V |  |
| Operating ambient temperature |  | - $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ <br> - $\mathrm{T}_{\mathrm{A}}=-20$ to $+70^{\circ} \mathrm{C}$ (with POC circuit) | - $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ | - $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ <br> - $\mathrm{T}_{\mathrm{A}}=-20$ to $+70^{\circ} \mathrm{C}$ (with POC circuit) | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |
| Electrical specifications, recommended soldering conditions |  | Refer to the data sheet for each product. |  |  |  |  |
| Package |  | 20-pin plastic SSOP |  | - 20-pin plastic SOP <br> - 20-pin plastic SSOP | 20-pin plastic SSOP |  |
| One-time PROM version |  | $\mu \mathrm{PD} 6 \mathrm{P} 4 \mathrm{~B}$ |  |  | $\mu$ PD6P5 |  |

## APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT

(in the case of NEC transmission format in one-shot command transmission mode)

Caution When using the NEC transmission format, please apply for a custom code at NEC.
(1) REM output waveform (from <2> on, the output is made only when the key is kept pressed)


Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.
(2) Enlarged waveform of <1>

REM output

(3) Enlarged waveform of <3>

REM output

(4) Enlarged waveform of <2>

(5) Carrier waveform (enlarged waveform of each code's high period)

(6) Bit array of each code


Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, the total 32 bits of the 16-bit custom codes (Custom code, Custom code') and the 16-bit data codes (Data code, Data code) must not only be fully decoded (make sure to check

[MEMO]
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899

NEC Electronics (France) S.A.
Madrid Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore
Tel: 65-253-8311
Fax: 65-250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP Brasil
Tel: 55-11-6462-6810
Fax: 55-11-6462-6829

## MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States

 and/or other countries.
## PC/AT and PC DOS are trademarks of International Business Machines Corporation.


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


- The information in this document is current as of September, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

