## 4 BIT SINGLE-CHIP MICROCONTROLLER

The $\mu$ PD750108 is one of the 75 XL series 4 -bit single-chip microcontrollers, which provide data processing capability equal to that of an 8 -bit microcontroller.

The $\mu$ PD750108 is produced by replacing the main system clock oscillator of the $\mu$ PD750008 with an RC oscillator, enabling operation at a relatively low voltage of 1.8 V . In addition, it is best suited to applications using batteries. The $\mu \mathrm{PD} 750108(\mathrm{~A})$ has a higher reliability than the $\mu \mathrm{PD} 750108$.

A built-in one-time PROM product, $\mu$ PD75P0116, is also available. It is suitable for small-scale production and evaluation of application systems.

The following user's manual describes the details of the functions of the $\mu$ PD750108. Be sure to read it before designing application systems.
$\mu$ PD750108 User's Manual: U11330E

## FEATURES

- Built-in RC oscillator
- Enables the immediate start of processing after the release of standby mode
- Capable of low-voltage operation: VDD $=1.8$ to 5.5 V
- Internal memory

Program memory (ROM)
: $4,096 \times 8$ bits ( $\mu$ PD750104 and $\mu$ PD750104(A))
$: 6,144 \times 8$ bits ( $\mu$ PD750106 and $\mu$ PD750106(A))
: $8,192 \times 8$ bits ( $\mu$ PD750108 and $\mu$ PD750108(A))
Data memory (RAM)
: $512 \times 4$ bits

- Function for specifying the instruction execution time (useful for saving power)
$4 \mu \mathrm{~s}, 8 \mu \mathrm{~s}, 16 \mu \mathrm{~s}, 64 \mu \mathrm{~s}$ (when operating at 1.0 MHz )
$2 \mu \mathrm{~s}, 4 \mu \mathrm{~s}, 8 \mu \mathrm{~s}, 32 \mu \mathrm{~s}$ (when operating at 2.0 MHz ) $122 \mu \mathrm{~s}$ (when operating at 32.768 kHz )
- Enhanced timer function (4 channels)
- Can be easily substituted for the $\mu$ PD750008 because this product succeeds to the functions and instructions of the $\mu$ PD750008.


## APPLICATIONS

- $\mu$ PD750104, $\mu$ PD750106, and $\mu$ PD750108

Cameras, meters, and pagers

- $\mu$ PD750104(A), $\mu$ PD750106(A), and $\mu$ PD750108(A)

Electrical equipment for automobiles

The $\mu$ PD750104, $\mu$ PD750106, $\mu$ PD750108, $\mu$ PD750104(A), $\mu$ PD750106(A), and $\mu$ PD750108(A) differ only in quality grade. In this manual, the $\mu$ PD750108 is described unless otherwise specified. Users of other than the $\mu$ PD750108 should read $\mu$ PD750108 as referring to the pertinent product.

When the description differs among $\mu$ PD750104, $\mu$ PD750106, and $\mu$ PD750108, they also refer to the pertinent (A) products.
$\mu \mathrm{PD} 750104 \rightarrow \mu \mathrm{PD} 750104(\mathrm{~A}), \mu \mathrm{PD} 750106 \rightarrow \mu \mathrm{PD} 750106(\mathrm{~A}), \mu \mathrm{PD} 750108 \rightarrow \mu \mathrm{PD} 750108(\mathrm{~A})$
The information in this document is subject to change without notice.

## ORDERING INFORMATION

| Part number | Package | Quality grade |
| :---: | :---: | :---: |
| $\mu \mathrm{PD} 750104 \mathrm{CU}-\times \times \times$ | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) | Standard |
| $\mu$ PD750104GB-×××-3BS-MTX | 44 -pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) | Standard |
| $\mu \mathrm{PD} 750106 \mathrm{CU}-\times \times \times$ | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) | Standard |
| $\mu$ PD750106GB-×××-3BS-MTX | 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) | Standard |
| $\mu \mathrm{PD} 750108 \mathrm{CU}-\times \times \times$ | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) | Standard |
| $\mu$ PD750108GB-×××-3BS-MTX | 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) | Standard |
| $\mu$ PD750104CU(A)-XXX | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) | Special |
| $\mu$ PD750104GB(A)-×xx-3BS-MTX | 44 -pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8$-mm-pitch) | Special |
| $\mu \mathrm{PD} 750106 \mathrm{CU}(\mathrm{A})-\times \times \times$ | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) | Special |
| $\mu \mathrm{PD} 750106 \mathrm{~GB}(\mathrm{~A})-\times \times \times$-3BS-MTX | 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) | Special |
| $\mu \mathrm{PD} 750108 \mathrm{CU}(\mathrm{A})-\times \times \times$ | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) | Special |
| $\mu \mathrm{PD} 750108 \mathrm{~GB}(\mathrm{~A})-\times \times \times$-3BS-MTX | 44 -pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) | Special |

Remark $x x x$ is a mask ROM code number.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

DIFFERENCES BETWEEN $\mu$ PD75010 $\times$ AND $\mu$ PD75010 $\times(\mathbf{A})$

| Item | $\mu \mathrm{PD} 750104$ <br> $\mu \mathrm{PD} 750106$ | $\mu \mathrm{PD} 750104(\mathrm{~A})$ <br> $\mu \mathrm{PD} 750106(\mathrm{~A})$ <br> $\mu \mathrm{PD} 750108$ |
| :--- | :---: | :---: |
| Quality grade | Standard | Special |

## FUNCTIONS

| Item | Function |
| :--- | :--- | :--- |
| Command execution <br> time | • $4,8,16$, or $64 ~$ <br> • |

## CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 6
2. BLOCK DIAGRAM ..... 8
3. PIN FUNCTIONS ..... 9
$3.1 \quad$ Port Pins ..... 9
3.2 Non-Port Pins ..... 10
3.3 Pin Input/Output Circuits ..... 11
3.4 Connection of Unused Pins ..... 13
4. Mk I MODE/Mk II MODE SWITCH FUNCTION ..... 14
4.1 Differences between Mk I Mode and Mk II Mode ..... 14
4.2 Setting of the Stack Bank Selection Register (SBS) ..... 15
5. MEMORY CONFIGURATION ..... 16
6. PERIPHERAL HARDWARE FUNCTIONS ..... 21
6.1 Digital I/O Ports ..... 21
6.2 Clock Generator ..... 21
6.3 Control Functions of Subsystem Clock Oscillator ..... 23
6.4 Clock Output Circuit ..... 24
6.5 Basic Interval Timer/Watchdog Timer ..... 25
6.6 Clock Timer ..... 26
6.7 Timer/Event Counter ..... 27
6.8 Serial Interface ..... 30
6.9 Bit Sequential Buffer ..... 32
7. INTERRUPT FUNCTIONS AND TEST FUNCTIONS ..... 33
8. STANDBY FUNCTION ..... 35
9. RESET FUNCTION ..... 36
10. MASK OPTION ..... 39
11. INSTRUCTION SET ..... 40
12. ELECTRICAL CHARACTERISTICS ..... 53
13. CHARACTERISTIC CURVE (REFERENCE VALUES) ..... 65
14. EXAMPLES OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES) ..... 66
15. PACKAGE DRAWINGS ..... 68
16. RECOMMENDED SOLDERING CONDITIONS ..... 70
APPENDIX A FUNCTIONS OF THE $\mu$ PD750008, $\mu$ PD750108, AND $\mu$ PD75P0116 ..... 71
APPENDIX B DEVELOPMENT TOOLS ..... 73
APPENDIX C RELATED DOCUMENTS ..... 77

## 1. PIN CONFIGURATION (TOP VIEW)

- 42-pin plastic shrink DIP ( 600 mil, 1.778 -mm pitch)
$\mu$ PD750104CU-xxx, $\mu$ PD750104CU(A)-××x
$\mu$ PD750106CU-××x, $\mu$ PD750106CU(A)--xxx
$\mu$ PD750108CU-××x, $\mu$ PD750108CU(A)-×××


IC : Internally connected (Connect directly to Vod.)

- 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch)
$\mu$ PD750104GB-xxx-3BS-MTX, $\mu$ PD750104GB(A)-×Xx-3BS-MTX $\mu$ PD750106GB-×××-3BS-MTX, $\mu$ PD750106GB(A)-××x-3BS-MTX $\mu$ PD750108GB-××x-3BS-MTX, $\mu$ PD750108GB(A)-××x-3BS-MTX



## PIN NAMES

| BUZ | Buzzer Clock | P70-P73 | Port 7 |
| :---: | :---: | :---: | :---: |
| CL1, CL2 | Main System Clock (RC) | P80, P81 | Port 8 |
| IC | Internally Connected | PCL | Programmable Clock |
| INT0, 1, 4 | External Vectored Interrupt 0, 1, 4 | PTO0, PTO1 | Programmable Timer Output 0, 1 |
| INT2 | External Test Input 2 | RESET | Reset |
| KR0-KR7 | Key Return 0-7 | SB0, SB1 | Serial Bus 0, 1 |
| NC | No connection | $\overline{\text { SCK }}$ | Serial Clock |
| P00-P03 | Port 0 | SI | Serial Input |
| P10-P13 | Port 1 | SO | Serial Output |
| P20-P23 | Port 2 | TIO | Timer Input 0 |
| P30-P33 | Port 3 | Vdd | Positive Power Supply |
| P40-P43 | Port 4 | Vss | Ground |
| P50-P53 | Port 5 | XT1, XT2 | Subsystem Clock (Crystal) |
| P60-P63 | Port 6 |  |  |

## 2. BLOCK DIAGRAM



Note The ROM capacity depends on the product.

## 3. PIN FUNCTIONS

### 3.1 Port Pins

| Pin name | Input/ output | Shared pin | Function | $\begin{aligned} & \text { 8-bit } \\ & \text { I/O } \end{aligned}$ | When reset | I/O circuit type ${ }^{\text {Note }} 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | Input | INT4 | 4-bit input port (PORT0). <br> For P01-P03, built-in pull-up resistors can be connected by software in units of 3 bits. | $\times$ | Input | (B) |
| P01 | I/O | SCK |  |  |  | (F)-A |
| P02 | 1/O | SO/SB0 |  |  |  | (F)-B |
| P03 | I/O | SI/SB1 |  |  |  | (M) -C |
| P10 | Input | INT0 | 4-bit input port (PORT1). <br> Built-in pull-up resistors can be connected by software in units of 4 bits. A noise eliminator can be selected only when the P10/INT0 pin is used. | $\times$ | Input | (B) -C |
| P11 |  | INT1 |  |  |  |  |
| P12 |  | INT2 |  |  |  |  |
| P13 |  | TIO |  |  |  |  |
| P20 | I/O | PTO0 | 4-bit I/O port (PORT2). <br> Built-in pull-up resistors can be connected by software in units of 4 bits. | $\times$ | Input | E-B |
| P21 |  | PTO1 |  |  |  |  |
| P22 |  | PCL |  |  |  |  |
| P23 |  | BUZ |  |  |  |  |
| P30-P33 | I/O | - | Programmable 4-bit I/O port (PORT3). I/O can be specified bit by bit. Built-in pull-up resistors can be connected by software in units of 4 bits. | $\times$ | Input | E-B |
| P40-P43Note 2 | 1/O | - | N-ch open-drain 4-bit I/O port (PORT4). <br> A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 13 V in open-drain mode. | $\bigcirc$ | High level (when pull-up resistors are provided) or high impedance | M-D |
| P50-P53 Note 2 | I/O | - | N-ch open-drain 4-bit I/O port (PORT5). <br> A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 13 V in open-drain mode. |  | High level (when pull-up resistors are provided) or high impedance | M-D |
| P60 | 1/O | KR0 | Programmable 4-bit I/O port (PORT6). I/O can be specified bit by bit. Built-in pull-up resistors can be connected by software in units of 4 bits. | $\bigcirc$ | Input | (F)-A |
| P61 |  | KR1 |  |  |  |  |
| P62 |  | KR2 |  |  |  |  |
| P63 |  | KR3 |  |  |  |  |
| P70 | I/O | KR4 | 4-bit I/O port (PORT7). <br> Built-in pull-up resistors can be connected by software in units of 4 bits. |  | Input | (F)-A |
| P71 |  | KR5 |  |  |  |  |
| P72 |  | KR6 |  |  |  |  |
| P73 |  | KR7 |  |  |  |  |
| P80 | I/O | - | 2-bit I/O port (PORT8). <br> Built-in pull-up resistors can be connected by software in units of 2 bits. | $\times$ | Input | E-B |
| P81 |  | - |  |  |  |  |

Notes 1. The circle $(\bigcirc)$ indicates the Schmitt trigger input.
2. When pull-up resistors that can be specified with the mask option are not incorporated (when pins are used as N -ch open-drain input ports), the input leak low current increase when an input instruction or bit operation instruction is executed.

### 3.2 Non-Port Pins

| Pin name | Input/ output | Shared pin | Function |  | When reset | I/O circuit type ${ }^{\text {Note } 1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIO | Input | P13 | Inputs external event pulse to the timer/event counter |  | Input | (B)-C |
| PTO0 | Output | P20 | Timer/event counter output |  | Input | E-B |
| PTO1 |  | P21 | Timer counter output |  |  |  |
| PCL |  | P22 | Clock output |  |  |  |
| BUZ |  | P23 | Arbitrary frequency output (for buzzer output or system clock trimming) |  |  |  |
| $\overline{\text { SCK }}$ | I/O | P01 | Serial clock I/O |  | Input | (F)-A |
| SO/SB0 |  | P02 | Serial data output <br> Serial data bus I/O |  |  | (F)-B |
| SI/SB1 |  | P03 | Serial data input Serial data bus I/O |  |  | (M)-C |
| INT4 | Input | P00 | Edge detection vectored interrupt input (both rising and falling edges are detected) |  |  | (B) |
| INT0 <br> INT1 | Input | P10 | Edge detection vectored interrupt input (detection edge selectable). A noise eliminator can be selected when INTO/P10 is used. | Note 2 <br> Note 3 | Input | (B)-C |
| INT2 | Input | P12 | Rising edge detection testable input | Note 3 |  |  |
| KR0-KR3 | Input | P60-P63 | Falling edge detection testable input |  | Input | (F)-A |
| KR4-KR7 | Input | P70-P73 | Falling edge detection testable input |  | Input | (F)-A |
| CL1 | $-$ | - | Pin for connecting a resistor (R) or capacitor (C) for main system clock oscillation. An external clock cannot be input. |  | - | - |
| XT1 | Input | - | Crystal connection pin for subsystem clock generation. When external clock signal is used, it is applied to $\mathrm{XT1}$, and it reverse phase signal is applied to XT2. <br> XT1 can be used as a 1-bit input (test). |  | - | - |
| $\overline{\text { RESET }}$ | Input | - | System reset input (active low) |  | - | (B) |
| IC | - | - | Internally connected. (To be connected directly to Vod) |  | - | - |
| VDD | - | - | Positive power supply |  | - | - |
| Vss | - | - | Ground potential |  | - | - |

Notes 1. The circle $(\bigcirc)$ indicates the Schmitt trigger input.
2. With a noise eliminator/asynchronously selectable
3. Asynchronous

### 3.3 Pin Input/Output Circuits

The input/output circuit of each $\mu$ PD750108 pin is shown below in a simplified manner.
Type A


### 3.4 Connection of Unused Pins

Table 3-1. Connection of Unused Pins

| Pin name | Recommended connection |
| :--- | :--- |
| P00/INT4 | To be connected to Vss or VDD |

Note When the subsystem clock is not used, set SOS. 0 to 1 (not to use the builtin feedback resistor).

## 4. Mk I MODE/Mk II MODE SWITCH FUNCTION

### 4.1 Differences between Mk I Mode and Mk II Mode

The CPU of the $\mu$ PD750108 has two modes (Mk I mode and Mk II mode) and which mode is used is selectable. Bit 3 of the stack bank selection register (SBS) determines the mode.

- Mk I mode: This mode has the upward compatibility with the 75 X series.

It can be used in the 75XL CPUs having a ROM of up to 16 KB .

- Mk II mode: This mode is not compatible with the 75 X series.

It can be used in all 75 XL CPUs, including those having a ROM of 16 KB or more.

Table 4-1 shows the differences between Mk I mode and Mk II mode.

Table 4-1. Differences between Mk I Mode and Mk II Mode

|  | Mk I mode | Mk II mode |
| :--- | :--- | :--- |
| Number of stack bytes in a <br> subroutine instruction | 2 bytes | 3 bytes |
| BRA !addr1 instruction <br> CALLA !addr1 instruction | None | Available |
| CALL !addr instruction | 3 machine cycles | 4 machine cycles |
| CALLF !faddr instruction | 2 machine cycles | 3 machine cycles |

Caution Mk II mode can be used to support a program area larger than 16K bytes in the 75X series or 75XL series. This mode enhances a software compatibility with products whose program area is larger than 16 K bytes. If Mk II mode is selected, when the subroutine call instruction is executed, the number of stack bytes (use area) will be increased by one byte for each stack, compared to Mk I mode. When a CALL !addr or CALLF !faddr instruction is executed, it takes one more machine cycle. Therefore, Mk I mode should be used for applications for which RAM efficiency or processing capabilities is more critical than a software compatibility.

### 4.2 Setting of the Stack Bank Selection Register (SBS)

The Mk I mode and Mk II mode are switched by stack bank selection register. Figure 4-1 shows the register configuration.

The stack bank selection register is set with a 4-bit memory operation instruction. To use the CPU in Mk I mode, initialize the register to $100 \times \mathrm{BNote}$ at the beginning of the program. To use the CPU in Mk II mode, initialize it to $000 \times$ BNote .

Note Specify the desired value in $\times$.

Figure 4-1. Stack Bank Selection Register Format


Caution The CPU operates in Mk I mode after the $\overline{\text { RESET }}$ signal is issued, because bit 3 of SBS is set to 1. Set bit 3 of SBS to 0 (Mk II mode) to use the CPU in Mk II mode.

## 5. MEMORY CONFIGURATION

- Program memory (ROM) : $4,096 \times 8$ bits (0000H-0FFFH): $\mu$ PD750104
$6,144 \times 8$ bits (0000H-17FFH): $\mu$ PD750106
$8,192 \times 8$ bits (0000H-1FFFH): $\mu$ PD750108
- 0000 H to 0001 H

Vector address table for holding the RBE and MBE values and program start address when a $\overline{\text { RESET }}$ signal is issued (allowing a reset start at an arbitrary address)

- 0002 H to 000 DH

Vector address table for holding the RBE and MBE values and program start address for each vectored interrupt (allowing interrupt processing to be started at an arbitrary address)

- 0020H to 007FH

Table area referenced by the GETI instructionNote

Note The GETI instruction requires only one byte to represent an arbitrary two-byte or three-byte instruction or two one-byte instructions, reducing the number of program bytes.

- Data memory (RAM)
- Data area : $512 \times 4$ bits $(000 \mathrm{H}$ to 1 FFH $)$
- Peripheral hardware area: $128 \times 4$ bits (F80H to FFFH)

Figure 5-1. Program Memory Map (in $\mu$ PD750104)


Note Can be used only in the Mk II mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.

Figure 5-2. Program Memory Map (in $\mu$ PD750106)


Note Can be used only in the Mk II mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.

Figure 5-3. Program Memory Map (in $\mu$ PD750108)


Note Can be used only in the Mk II mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.

Figure 5-4. Data Memory Map


Note Memory bank 0 or 1 can be selected as the stack area.

## 6. PERIPHERAL HARDWARE FUNCTIONS

### 6.1 Digital I/O Ports

The $\mu$ PD750108 has the following three types of I/O port:

- 8 CMOS input pins (PORT0 and PORT1)
- 18 CMOS I/O pins (PORT2, PORT3, and PORT6 to PORT8)
- 8 N-ch open-drain I/O pins (PORT4 and PORT5)

Total: 34 pins

Table 6-1. Digital Ports and Their Features

| Port name | Function | Operation and feature |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| PORTO | 4-bit input | When the serial interface function is used, dual-function pins function as output pins in some operation modes. |  | Also used as INT4, $\overline{\text { SCK, }}$ SO/SB0, or SI/SB1. |
| PORT1 |  | 4-bit input port |  | Also used as INTO, INTI, INT2 or TIO. |
| PORT2 | 4-bit I/O | Allows input or output mode setting in units of 4 bits. |  | Also used as PTOO, PTO1, PCL, or BUZ. |
| PORT3 |  | Allows input or output mode setting in units of 1 bit. |  | - |
| PORT4 | 4-bit I/O (N-ch open-drain can withstand 13 V ) | Allows input or output mode setting in units of 4 bits. Whether to use pull-up resistors can be specified bit by bit with the mask option. | Ports 4 and 5 can be paired, allowing data I/O in units of 8 bits. |  |
| PORT6 | 4-bit I/O | Allows input or output mode setting in units of 1 bit. | Ports 6 and 7 can be paired, allowing data | Also used as one of KRO to KR3. |
| PORT7 |  | Allows input or output mode setting in units of 4 bits. | /O in units of 8 bits. | Also used as one of KR4 to KR7. |
| PORT8 | 2-bit I/O | Allows input or output mode setting in units of 2 bits. |  | - |

### 6.2 Clock Generator

The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Figure 6-1 shows the configuration of the clock generator.

Operation of the clock generator is specified by the processor clock control register (PCC) and system clock control register (SCC).

The main system clock and subsystem clock are used.
The instruction execution time can be made variable.

- $4,8,16$, or $64 \mu \mathrm{~s}$ (when the main system clock is at 1.0 MHz )
- 2,4 , 8 , or $32 \mu \mathrm{~s}$ (when the main system clock is at 2.0 MHz )
- $122 \mu \mathrm{~s}$ (when the subsystem clock is at 32.768 kHz )

Figure 6-1. Clock Generator Block Diagram


Note Instruction execution

Remarks 1. fcc = Main system clock frequency
2. $\mathrm{fxt}^{\prime}=$ Subsystem clock frequency
3. $\Phi=$ CPU clock
4. PCC: Processor clock control register
5. SCC: System clock control register
6. One clock cycle (tcy) of the CPU clock $(\Phi)$ is equal to one machine cycle of an instruction.

### 6.3 Control Functions of Subsystem Clock Oscillator

The subsystem clock oscillator of the $\mu$ PD750108 has two control functions to decrease the supply current.

- The function to select with the software whether to use the built-in feedback resistorNote
- The function to suppress the supply current by reducing the drive current of the built-in inverter when the supply voltage is high ( $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ )

Note When the subsystem clock is not used, set SOS. 0 to 1 (not to use the built-in feedback resistor), connect XT1 to Vss or VDD, and open XT2. This makes it possible to reduce the supply current required by the subsystem clock oscillator.

Each function can be used by switching bits 0 and 1 in the sub-oscillator control register (SOS). (See Figure 62.)

Figure 6-2. Subsystem Clock Oscillator


### 6.4 Clock Output Circuit

The clock output circuit outputs a clock pulse from the P22/PCL pin. This clock pulse is used for remote control waveform output, peripheral LSIs, etc.

- Clock output (PCL): $\Phi, 125,62.5$, or 15.6 kHz (at 1.0 MHz )
$\Phi, 250,125$, or 31.3 kHz (at 2.0 MHz )

Figure 6-3. Clock Output Circuit Configuration


Remark Measures are taken to prevent outputting a narrow pulse when selecting clock output enable/disable.

### 6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has these functions:

- Interval timer operation which generates a reference timer interrupt
- Operation as a watchdog timer for detecting program crashes and resetting the CPU
- Selection of wait time for releasing the standby mode and counting the wait time
- Reading out the count value

Figure 6-4. Block Diagram of the Basic Interval Timer/Watchdog Timer


Note Instruction execution

### 6.6 Clock Timer

The $\mu$ PD750108 contains one channel for a clock timer. The clock timer provides the following functions:

- Sets the test flag (IRQW) with a 0.5 sec interval (when WM0 $=1$ ).
- The standby mode can be released by IRQW.
- The 0.5 second interval can be generated from the subsystem clock ( 32.768 kHz ).
- The time interval can be made 128 times faster by selecting the fast mode. This is convenient for program debugging, testing, etc.
- Any of the frequencies ( $\mathrm{fw} / 2^{4}$, fw $/ 2^{3}$, or fw can be output to the $\mathrm{P} 23 / \mathrm{BUZ}$ pin. This can be used for beep and system clock frequency trimming.
- The clock can be started from zero seconds by clearing the frequency divider.

Figure 6-5. Clock Timer Block Diagram


Note When a frequency-divided main system clock is used, 32.768 kHz cannot be selected as the source clock frequency.

Remark The values in parentheses in the figure above are for $\mathrm{fcc}=1.0 \mathrm{MHz}, \mathrm{fxT}^{\mathrm{f}}=32.768 \mathrm{kHz}$.

### 6.7 Timer/Event Counter

The $\mu$ PD750108 contains one channel for a timer/event counter and one channel for a timer counter. Figures 6-6 and 6-7 show their configurations.

The timer/event counter provides the following functions:

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTOn pin ( $\mathrm{n}=0,1$ )
- Event counter operation (channel 0 only)
- Divides the TIO pin input by N and outputs to the PTOO pin (frequency divider operation) (channel 0 only)
- Supplies serial shift clock to the serial interface circuit (channel 0 only)
- Count read function


Note Instruction execution

Figure 6-7. Timer Counter Block Diagram


Note Instruction execution

### 6.8 Serial Interface

$\mu$ PD750108 has an 8-bit synchronous serial interface. The serial interface has the following four types of mode.

- Operation stop mode
- Three-wire serial I/O mode
- Two-wire serial I/O mode
- SBI mode

Figure 6-8. Serial Interface Block Diagram


### 6.9 Bit Sequential Buffer: 16 Bits

The bit sequential buffer (BSB) is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially updated by bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.

Figure 6-9. Bit Sequential Buffer Format


Remarks 1. In pmem.@L addressing, bit specification is shifted according to the L register.
2. In pmem.@L addressing, the bit sequential buffer can be manipulated at any time regardless of MBE/ MBS specification.

## 7. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

The $\mu$ PD750108 has seven interrupt sources and two test sources. One test source, INT2, has two types of edge detection testable input pins.

The interrupt control circuit of the $\mu$ PD750108 has the following functions.
(1) Interrupt functions

- Hardware controlled vectored interrupt function which can control whether or not to accept an interrupt using the interrupt flag (IEXXX) and interrupt master enable flag (IME).
- The interrupt start address can be set arbitrarily.
- Multiple interrupt function which can specify the priority by the interrupt priority specification register (IPS)
- Test function of an interrupt request flag (IRQ×××) (The software can confirm that an interrupt occurred.)
- Release of the standby mode (Interrupts released by an interrupt enable flag can be selected.)
(2) Test functions
- Whether test request flags (IRQ $\times \times \times$ ) are issued can be checked with software.
- Release of the standby mode (A test source to be released can be selected with test enable flags.)


Note Noise eliminator (Standby release is not possible when the noise eliminator is selected.)

## 8. STANDBY FUNCTION

The $\mu$ PD750108 has two different standby modes (STOP mode and HALT mode) to reduce power dissipation while waiting for program execution.

Table 8-1. Standby Mode Statuses

| Item Mode |  | STOP mode | HALT mode |
| :---: | :---: | :---: | :---: |
| Instruction for setting |  | STOP instruction | HALT instruction |
| System clock for setting |  | Can be set only when operating on the main system clock. | Can be set either with the main system clock or the subsystem clock. |
| Operation status | Clock oscillator | The main system clock stops its operation. | Only the CPU clock $\Phi$ stops its operation (oscillation continues). |
|  | Basic interval timer/watchdog timer | Does not operate. | Can operate only at main system clock oscillation. <br> (BT mode : IRQBT is set at the reference) interval. <br> WT mode : A reset signal is generated when the BT overflows. |
|  | Serial interface | Can operate only when the external $\overline{\text { SCK }}$ input is selected for the serial clock. | Can operate only when external $\overline{\text { SCK }}$ input is selected as the serial clock or at main system clock oscillation. |
|  | Timer/event counter | Can operate only when the TIO pin input is selected for the count clock. | Can operate only when TIO pin input is specified as the count clock or at main system clock oscillation. |
|  | Timer counter | Does not operate. | Can operate. Note 1 |
|  | Clock timer | Can operate when $\mathrm{f} x \mathrm{t}^{\text {is selected as the }}$ count clock. | Can operate. |
|  | External interrupt | INT1, INT2, and INT4 can operate. Only INTO cannot operate. Note 2 |  |
|  | CPU | Does not operate. |  |
| Release signal |  | An interrupt request signal from hardware whose operation is enabled by the interrupt enable flag or the generation of a $\overline{\text { RESET }}$ signal |  |

Notes 1. Operation is possible only when the main system clock operates.
2. Operation is possible only when the noise eliminator is not selected by bit 2 of the edge detection mode register (IM0) (when IM02 = 1).

## 9. RESET FUNCTION

The $\mu$ PD750108 is reset with the external reset signal ( $\overline{\text { RESET }}$ ) or the reset signal received from the basic interval timer/watchdog timer. When either reset signal is input, the internal reset signal is generated. Figure 9-1 shows the configuration of the reset circuit.

Figure 9-1. Configuration of Reset Functions


When the $\overline{\text { RESET }}$ signal is generated, all hardware is initialized as indicated in Table 9-1. Figure 9-2 shows the reset operation timing.

Figure 9-2. Reset Operation by Generation of $\overline{\text { RESET Signal }}$


Note $56 / \mathrm{fcc}(28 \mu \mathrm{~s}$ at $2.0 \mathrm{MHz}, 56 \mu \mathrm{~s}$ at 1.0 MHz$)$

Table 9-1. Status of the Hardware after a Reset (1/2)

| Hardware |  |  |  | Generation of a $\overline{\text { RESET }}$ signal in | Generation of a $\overline{\text { RESET signal }}$ <br> during operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  |  | $\mu$ PD750104 | 4 low-order bits at address 0000 H in program memory are set in PC bits 11 to 8 , and the data at address 0001 H are set in PC bits 7 to 0 . | 4 low-order bits at address 0000 H in program memory are set in PC bits 11 to 8 , and the data at address 0001 H are set in PC bits 7 to 0 . |
|  |  |  | $\mu$ PD750106, 750108 | 5 low-order bits at address 0000 H in program memory are set in PC bits 12 to 8 , and the data at address 0001 H are set in PC bits 7 to 0 . | 5 low-order bits at address 0000 H in program memory are set in PC bits 12 to 8 , and the data at address 0001 H are set in PC bits 7 to 0 . |
| PSW | Carry flag (CY) |  |  | Held | Undefined |
|  | Skip flags (SK0 to SK2) |  |  | 0 | 0 |
|  | Interrupt status flags (IST0, IST1) |  |  | 0 | 0 |
|  | Bank enable flags (MBE, RBE) |  |  | Bit 6 at address 0000 H in program memory is set in RBE, and bit 7 is set in MBE. | Bit 6 at address 0000 H in program memory is set in RBE, and bit 7 is set in MBE. |
| Stack pointer (SP) |  |  |  | Undefined | Undefined |
| Stack bank selection register (SBS) |  |  |  | 1000B | 1000B |
| Data memory (RAM) |  |  |  | Held | Undefined |
| General-purpose registers (X, A, H, L, D, E, B, C) |  |  |  | Held | Undefined |
| Bank selection register (MBS, RBS) |  |  |  | 0, 0 | 0, 0 |
| Basic interval timer/watchdog timer |  | Counter (BT) |  | Undefined | Undefined |
|  |  | Mode register (BTM) |  | 0 | 0 |
|  |  | Watchdog timer enable flag (WDTM) |  | 0 | 0 |
| Timer/event counter |  | Counter (TO) |  | 0 | 0 |
|  |  | Modulo register (TMODO) |  | FFH | FFH |
|  |  | Mode register (TM0) |  | 0 | 0 |
|  |  | TOEO, TOUT flip-flop |  | 0, 0 | 0, 0 |
| Timer counter |  | Counter (T1) |  | 0 | 0 |
|  |  | Modulo register (TMOD1) |  | FFH | FFH |
|  |  | Mode register (TM1) |  | 0 | 0 |
|  |  | TOE1, TOUT flip-flop |  | 0, 0 | 0, 0 |
| Clock timer |  | Mode register (WM) |  | 0 | 0 |
| Serial interface |  | Shift register (SIO) |  | Held | Undefined |
|  |  | Operation mode register (CSIM) |  | 0 | 0 |
|  |  | SBI control register (SBIC) |  | 0 | 0 |
|  |  | Slave address register (SVA) |  | Held | Undefined |

Table 9-1. Status of the Hardware after a Reset (2/2)

| Hardware |  | Generation of a $\overline{\text { RESET }}$ signal in a standby mode | Generation of a $\overline{\text { RESET }}$ signal during operation |
| :---: | :---: | :---: | :---: |
| Clockgenerator, clock output circuit | Processor clock control register (PCC) | 0 | 0 |
|  | System clock control register (SCC) | 0 | 0 |
|  | Clock output mode register (CLOM) | 0 | 0 |
| Sub-oscillator control register (SOS) |  | 0 | 0 |
| Interrupt | Interrupt request flag (IRQ×××) | Reset (0) | Reset (0) |
|  | Interrupt enable flag (IExxx) | 0 | 0 |
|  | Priority selection register (IPS) | 0 | 0 |
|  | INTO, INT1, and INT2 mode registers (IM0, IM1, IM2) | 0, 0, 0 | 0, 0, 0 |
| Digital ports | Output buffer | Off | Off |
|  | Output latch | Clear (0) | Clear (0) |
|  | I/O mode registers (PMGA, PMGB, PMGC) | 0 | 0 |
|  | Pull-up resistor specification registers (POGA, POGB) | 0 | 0 |
| Bit sequential buffers (BSB0 to BSB3) |  | Held | Undefined |

## 10. MASK OPTION

The $\mu$ PD750108 has the following mask options:

- Mask option of P40 to P43 and P50 to P53

Can specify whether to incorporate the pull-up resistor.
(1) The pull-up resistor is incorporated bit by bit.
(2) The pull-up resistor is not incorporated.

- Mask option of standby function

Can specify the wait time when STOP mode was released by an interrupt.
(1) $29 / \mathrm{fcc}(256 \mu \mathrm{~s}$ at $2.0 \mathrm{MHz}, 512 \mu \mathrm{~s}$ at 1.0 MHz$)$
(2) No wait

- Mask option of subsystem clock

Can specify whether to enable the built-in feedback resistor.
(1) The built-in feedback resistor is enabled (it is turned on or off by software).
(2) The built-in feedback resistor is disabled (it is cut by hardware).

## 11. INSTRUCTION SET

(1) Operand identifier and its descriptive method

The operands are described in the operand column of each instruction according to the descriptive method for the operand format of the appropriate instructions. (For details, refer to the RA75X Assembler Package User's Manual: Language (EEU-1363).) For descriptions in which alternatives exist, one element should be selected. Capital letters and plus and minus signs are keywords; therefore, they should be described as they are. For immediate data, the appropriate numerical values or labels should be described.
The symbols of register flags can be used as a label instead of mem, fmem, pmem, and bit. (For details, refer to the $\mu$ PD750108 User's Manual (U11330E).) However, there are some restrictions on usable labels for fmem and pmem.

| Representation format | Description |
| :---: | :---: |
| $\begin{aligned} & \text { reg } \\ & \text { reg1 } \end{aligned}$ | $\begin{aligned} & \text { X, A, B, C, D, E, H, L } \\ & \text { X, B, C, D, E, H, L } \end{aligned}$ |
| rp <br> rp1 <br> rp2 <br> rp' <br> rp'1 | ```XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'``` |
| rpa <br> rpa1 | $\begin{aligned} & \text { HL, HL+, HL-, DE, DL } \\ & \text { DE, DL } \end{aligned}$ |
| $\begin{aligned} & \text { n4 } \\ & \text { n8 } \end{aligned}$ | 4-bit immediate data or label <br> 8-bit immediate data or label |
| mem <br> bit | 8-bit immediate data or labelNote 2-bit immediate data or label |
| fmem <br> pmem | FBOH - FBFH, FFOH - FFFH immediate data or label FCOH - FFFH immediate data or label |
| addr | 0000 H - 0FFFH immediate data or label ( $\mu$ PD750104) <br> 0000H - 17FFH immediate data or label ( $\mu$ PD750106) <br> 0000 H - 1FFFH immediate data or label ( $\mu$ PD750108) |
| addr1(for Mk II mode only) | 0000H - OFFFH immediate data or label ( $\mu$ PD750104) <br> $0000 \mathrm{H}-17 \mathrm{FFH}$ immediate data or label ( $\mu \mathrm{PD} 750106$ ) <br> $0000 \mathrm{H}-1$ FFFH immediate data or label ( $\mu$ PD750108) |
| caddr | 12-bit immediate data or label |
| faddr | 11-bit immediate data or label |
| taddr | 20H-7FH immediate data (however, bit $0=0$ ) or label |
| PORTn IE××× RBn MBn | ```PORT0 - PORT8 IEBT, IET0, IET1, IE0 - IE2, IE4, IECSI, IEW RB0 - RB3 MB0, MB1, MB15``` |

Note Only even address can be specified for 8-bit data processing.
(2) Symbol definitions in operation description

A : A register; 4-bit accumulator
B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register
XA : Register pair (XA); 8-bit accumulator
BC : Register pair (BC)
DE : Register pair (DE)
HL : Register pair (HL)
XA' : Extended register pair (XA')
$\mathrm{BC}^{\prime}$ : Extended register pair ( $\mathrm{BC}^{\prime}$ )
DE' : Extended register pair (DE')
HL' : Extended register pair (HL')
PC : Program counter
SP : Stack pointer
CY : Carry flag; Bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag
PORTn : Port n ( $\mathrm{n}=0$ to 8)
IME : Interrupt master enable flag
IPS : Interrupt priority specification register
IExxx : Interrupt enable flag
RBS : Register bank selection register
MBS : Memory bank selection register
PCC : Processor clock control register
: Address bit delimiter
$(x x)$ : Contents addressed by $x x$
$x \times H$ : Hexadecimal data
(3) Symbols used for the addressing area column

| * 1 | $\mathrm{MB}=\mathrm{MBE} \cdot \mathrm{MBS}(\mathrm{MBS}=0,1,15)$ | 4 |
| :---: | :---: | :---: |
| * 2 | $\mathrm{MB}=0$ |  |
| * 3 | $\begin{aligned} & \mathrm{MBE}=0: \mathrm{MB}=0(000 \mathrm{H}-07 \mathrm{FH}), \mathrm{MB}=15(\mathrm{~F} 80 \mathrm{H}-\mathrm{FFFH}) \\ & \mathrm{MBE}=1: \quad \mathrm{MB}=\mathrm{MBS}(\mathrm{MBS}=0,1,15) \end{aligned}$ | Data memory addressing |
| * 4 | $\mathrm{MB}=15, \mathrm{fmem}=\mathrm{FBOH}-\mathrm{FBFH}, \mathrm{FFOH}-\mathrm{FFFH}$ |  |
| * 5 | $\mathrm{MB}=15, \mathrm{pmem}=\mathrm{FCOH}-\mathrm{FFFH}$ |  |
| * 6 | ```addr = 0000H - OFFFH ( }\mu\mathrm{ PD750104), 0000H-17FFH ( }\mu\mathrm{ PD750106) 0000H-1FFFH ( }\mu\mathrm{ PD750108)``` | 4 |
| * 7 | $\begin{aligned} \text { addr, addr1 }= & (\text { Current PC) }-15 \text { to (Current PC) }-1 \\ & (\text { Current PC) }+2 \text { to (Current PC) }+16 \end{aligned}$ |  |
| * 8 | $\begin{aligned} \hline \text { caddr }= & 0000 \mathrm{H}-0 \text { FFFH }(\mu \text { PD750104 } \\ & 0000 \mathrm{H}-0 \text { FFFH }\left(\mathrm{PC}_{12}=0: \mu\right. \text { PD750106, 750108 } \\ & 1000 \mathrm{H}-17 \mathrm{FFH}\left(\mathrm{PC}_{12}=1: \mu \text { PD750106 }\right) \\ & 1000 \mathrm{H}-1 \text { FFFH }\left(\mathrm{PC}_{12}=1: \mu \text { PD750108 }^{2}\right) \end{aligned}$ | Program memory addressing |
| *9 | faddr $=0000 \mathrm{H}-07 \mathrm{FFH}$ |  |
| * 10 | taddr $=0020 \mathrm{H}-007 \mathrm{FH}$ |  |
| * 11 | Mk II mode only $\begin{aligned} \text { addr1 }= & 0000 \mathrm{H}-0 \mathrm{FFFH}(\mu \mathrm{PD} 750104) \\ & 0000 \mathrm{H}-17 \mathrm{FFH}(\mu \mathrm{PD} 750106) \\ & 0000 \mathrm{H}-1 \text { FFFH }(\mu \mathrm{PD} 750108) \end{aligned}$ |  |

Remarks 1. MB indicates the memory bank that can be accessed.
2. For *2, $M B=0$ regardless of MBE and MBS settings.
3. For * 4 and *5, MB $=15$ regardless of MBE and MBS settings.
4. For *6 to *11, each addressable area is indicated.
(4) Description of machine cycle column

S indicates the number of machine cycles necessary for skipping any skip instruction. The value of $S$ changes as follows:

- When no skip is performed $: S=0$
- When a 1-byte or 2-byte instruction is skipped: $S=1$
- When a 3-byte instructionNote is skipped : $S=2$

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr, and CALLA !addr1 instructions.

## Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle (= tcy) of the CPU clock $(\Phi)$, and four types of times are available for selection according to the PCC setting.

| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer | MOV | A, \#n4 | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{n} 4$ |  | String A |
|  |  | reg1, \#n4 | 2 | 2 | $\mathrm{reg} 1 \leftarrow \mathrm{n} 4$ |  |  |
|  |  | XA, \#n8 | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{n} 8$ |  | String A |
|  |  | HL, \#n8 | 2 | 2 | $\mathrm{HL} \leftarrow \mathrm{n} 8$ |  | String B |
|  |  | rp2, \#n8 | 2 | 2 | $\mathrm{rp} 2 \leftarrow \mathrm{n} 8$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | A, @HL+ | 1 | $2+S$ | $A \leftarrow(H L)$, then $L \leftarrow L+1$ | *1 | $\mathrm{L}=0$ |
|  |  | A, @HL- | 1 | $2+S$ | $A \leftarrow(H L)$, then $L \leftarrow L-1$ | *1 | $L=F H$ |
|  |  | A, @rpa1 | 1 | 1 | $A \leftarrow(\mathrm{rpa} 1)$ | *2 |  |
|  |  | XA, @HL | 2 | 2 | $\mathrm{XA} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | @HL, A | 1 | 1 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ | *1 |  |
|  |  | @HL, XA | 2 | 2 | $(\mathrm{HL}) \leftarrow \mathrm{XA}$ | *1 |  |
|  |  | A, mem | 2 | 2 | $\mathrm{A} \leftarrow($ mem $)$ | *3 |  |
|  |  | XA, mem | 2 | 2 | $\mathrm{XA} \leftarrow(\mathrm{mem})$ | *3 |  |
|  |  | mem, A | 2 | 2 | $($ mem $) \leftarrow \mathrm{A}$ | *3 |  |
|  |  | mem, XA | 2 | 2 | $($ mem $) \leftarrow \mathrm{XA}$ | *3 |  |
|  |  | A, reg | 2 | 2 | $A \leftarrow r e g$ |  |  |
|  |  | XA, rp' | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{rp}{ }^{\prime}$ |  |  |
|  |  | reg1, A | 2 | 2 | reg $1 \leftarrow A$ |  |  |
|  |  | rp'1, XA | 2 | 2 | $\mathrm{rp}^{\prime} 1 \leftarrow \mathrm{XA}$ |  |  |
|  | XCH | A, @HL | 1 | 1 | $\mathrm{A} \leftrightarrow(\mathrm{HL})$ | *1 |  |
|  |  | A, @HL+ | 1 | $2+S$ | $\mathrm{A} \leftrightarrow(\mathrm{HL})$, then $L \leftarrow L+1$ | *1 | $\mathrm{L}=0$ |
|  |  | A, @HL- | 1 | $2+S$ | $A \leftrightarrow(H L)$, then $L \leftarrow L-1$ | *1 | $\mathrm{L}=\mathrm{FH}$ |
|  |  | A, @rpa1 | 1 | 1 | $\mathrm{A} \leftrightarrow(\mathrm{rpa} 1)$ | *2 |  |
|  |  | XA, @HL | 2 | 2 | XA $\leftrightarrow(\mathrm{HL})$ | *1 |  |
|  |  | A, mem | 2 | 2 | $\mathrm{A} \leftrightarrow(\mathrm{mem})$ | *3 |  |
|  |  | XA, mem | 2 | 2 | $\mathrm{XA} \leftrightarrow(\mathrm{mem})$ | *3 |  |
|  |  | A, reg1 | 1 | 1 | $\mathrm{A} \leftrightarrow \mathrm{reg} 1$ |  |  |
|  |  | XA, rp' | 2 | 2 | $\mathrm{XA} \leftrightarrow \mathrm{rp}{ }^{\prime}$ |  |  |
| Table reference | MOVT | XA, @PCDE | 1 | 3 | - $\mu$ PD750104 <br> $\mathrm{XA} \leftarrow\left(\mathrm{PC}_{11-8}+\mathrm{DE}\right)$ вом <br> - $\mu$ PD750106, 750108 <br> $X A \leftarrow\left(\mathrm{PC}_{12-8}+\mathrm{DE}\right)$ вом |  |  |
|  |  | XA, @PCXA | 1 | 3 | - $\mu$ PD750104 <br> $X A \leftarrow\left(\mathrm{PC}_{11-8}+\mathrm{XA}\right)$ вом <br> - $\mu$ PD750106, 750108 <br> $X A \leftarrow\left(\mathrm{PC}_{12-8}+\mathrm{XA}\right)$ вом |  |  |
|  |  | XA, @BCDE | 1 | 3 | $\mathrm{XA} \leftarrow(\mathrm{BCDE})$ rом $^{\text {Note }}$ | *6 |  |
|  |  | XA, @BCXA | 1 | 3 | XA $\leftarrow(\mathrm{BCXA})$ вом $^{\text {Note }}$ | *6 |  |

Note Set register B to 0 in the $\mu$ PD750104. Only the LSB is valid in register B in the $\mu$ PD750106 and $\mu$ PD750108.

| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit transfer | MOV1 | CY, fmem.bit | 2 | 2 | CY $\leftarrow$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow\left(\right.$ pmem $_{7-2}+\mathrm{L}_{3-2}$.bit $\left.\left(\mathrm{L}_{1-0}\right)\right)$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow\left(\mathrm{H}+\right.$ mem $\left._{3 \text {-0. } \mathrm{bit}}\right)$ | *1 |  |
|  |  | fmem.bit, CY | 2 | 2 | (fmem. bit) $\leftarrow C \mathrm{CY}$ | *4 |  |
|  |  | pmem.@L, CY | 2 | 2 | $\left(\right.$ pmem7-2 $\left.+\mathrm{L}_{3-2 . \mathrm{bit}}\left(\mathrm{L}_{1-0}\right)\right) \leftarrow \mathrm{CY}$ | *5 |  |
|  |  | @H+mem.bit, CY | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $\left._{3 \text {-0. } \mathrm{bit}}\right) \leftarrow \mathrm{CY}$ | *1 |  |
| Arithmetic | ADDS | A, \#n4 | 1 | $1+S$ | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n} 4$ |  | carry |
|  |  | XA, \#n8 | 2 | $2+S$ | $\mathrm{XA} \leftarrow \mathrm{XA}+\mathrm{n} 8$ |  | carry |
|  |  | A, @HL | 1 | $1+S$ | $A \leftarrow A+(H L)$ | *1 | carry |
|  |  | XA, rp' | 2 | $2+S$ | $X A \leftarrow X A+r p^{\prime}$ |  | carry |
|  |  | rp'1, XA | 2 | $2+S$ | rp '1 $\leftarrow \mathrm{rp}$ '1 + XA |  | carry |
|  | ADDC | A, @HL | 1 | 1 | $A, C Y \leftarrow A+(H L)+C Y$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A, C Y \leftarrow X A+r p^{\prime}+C Y$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp'1, CY $\leftarrow r p^{\prime} 1+X A+C Y$ |  |  |
|  | SUBS | A, @HL | 1 | $1+S$ | $A \leftarrow A-(H L)$ | *1 | borrow |
|  |  | XA, rp' | 2 | $2+S$ | $X A \leftarrow X A-r p^{\prime}$ |  | borrow |
|  |  | rp'1, XA | 2 | $2+S$ | rp '1 $\leftarrow \mathrm{rp}$ '1-XA |  | borrow |
|  | SUBC | A, @HL | 1 | 1 | $A, C Y \leftarrow A-(H L)-C Y$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | XA, CY $\leftarrow$ XA - rp' - CY |  |  |
|  |  | rp'1, XA | 2 | 2 | $r p^{\prime} 1, \mathrm{CY} \leftarrow \mathrm{rp}$ '1-XA - CY |  |  |
|  | AND | A, \#n4 | 2 | 2 | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{n} 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $A \leftarrow A \wedge(H L)$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{XA} \wedge \mathrm{rp}{ }^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | $r p^{\prime} 1 \leftarrow r p^{\prime} 1 \wedge X A$ |  |  |
|  | OR | A, \#n4 | 2 | 2 | $\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{n} 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $A \leftarrow A \vee(H L)$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{XA} \vee \mathrm{rp}{ }^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}$ '1 $\vee$ XA |  |  |
|  | XOR | A, \#n4 | 2 | 2 | $\mathrm{A} \leftarrow \mathrm{A} \forall \mathrm{n} 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $A \leftarrow A \forall(H L)$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \forall r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $1 \leftarrow \mathrm{rp}$ ' $1 \forall X A$ |  |  |
| Accumulator manipulation | RORC | A | 1 | 1 | $\mathrm{CY} \leftarrow \mathrm{A}_{0}, \mathrm{~A}_{3} \leftarrow \mathrm{CY}, \mathrm{A}_{\mathrm{n}-1} \leftarrow \mathrm{~A}_{n}$ |  |  |
|  | NOT | A | 2 | 2 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ |  |  |
| Increment/ decrement | INCS | reg | 1 | $1+S$ | $\mathrm{reg} \leftarrow \mathrm{reg}+1$ |  | $\mathrm{reg}=0$ |
|  |  | rp1 | 1 | $1+S$ | $\mathrm{rp} 1 \leftarrow \mathrm{rp} 1+1$ |  | $\mathrm{rp1}=00 \mathrm{H}$ |
|  |  | @HL | 2 | $2+S$ | $(\mathrm{HL}) \leftarrow(\mathrm{HL})+1$ | *1 | $(\mathrm{HL})=0$ |
|  |  | mem | 2 | $2+S$ | $($ mem $) \leftarrow($ mem $)+1$ | *3 | $(\mathrm{mem})=0$ |
|  | DECS | reg | 1 | $1+S$ | reg $\leftarrow$ reg - 1 |  | $\mathrm{reg}=\mathrm{FH}$ |
|  |  | rp' | 2 | $2+S$ | $r p^{\prime} \leftarrow r p^{\prime}-1$ |  | rp' $=$ FFH |


| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comparison | SKE | reg, \#n4 | 2 | $2+S$ | Skip if reg $=\mathrm{n} 4$ |  | $\mathrm{reg}=\mathrm{n} 4$ |
|  |  | @HL, \#n4 | 2 | $2+S$ | Skip if (HL) $=\mathrm{n} 4$ | *1 | $(\mathrm{HL})=\mathrm{n} 4$ |
|  |  | A, @HL | 1 | $1+S$ | Skip if $A=(H L)$ | *1 | $A=(H L)$ |
|  |  | XA, @HL | 2 | $2+S$ | Skip if $X A=(H L)$ | *1 | $X A=(H L)$ |
|  |  | A, reg | 2 | $2+S$ | Skip if $A=r e g$ |  | $\mathrm{A}=\mathrm{reg}$ |
|  |  | XA, rp' | 2 | $2+S$ | Skip if $X A=r p^{\prime}$ |  | $X A=r p '$ |
| Carry flag manipulation | SET1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow 1$ |  |  |
|  | CLR1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow 0$ |  |  |
|  | SKT | CY | 1 | $1+S$ | Skip if $C Y=1$ |  | $C Y=1$ |
|  | NOT1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  |
| Memory <br> bit <br> manipula- <br> tion | SET1 | mem.bit | 2 | 2 | (mem. bit) $\leftarrow 1$ | *3 |  |
|  |  | fmem.bit | 2 | 2 | (fmem.bit) $\leftarrow 1$ | *4 |  |
|  |  | pmem. @L | 2 | 2 | $\left(\right.$ pmem7-2 $\left.+\mathrm{L}_{3-2} . \operatorname{bit}\left(\mathrm{L}_{1-0}\right)\right) \leftarrow 1$ | *5 |  |
|  |  | @H+mem.bit | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $_{3 \text {-0. }}$ bit $) \leftarrow 1$ | *1 |  |
|  | CLR1 | mem.bit | 2 | 2 | (mem.bit) $\leftarrow 0$ | *3 |  |
|  |  | fmem.bit | 2 | 2 | (fmem.bit) $\leftarrow 0$ | *4 |  |
|  |  | pmem. @L | 2 | 2 | $\left(\right.$ pmem7-2 $\left.+\mathrm{L}_{3-2} \cdot \operatorname{bit}\left(\mathrm{~L}_{1-0}\right)\right) \leftarrow 0$ | *5 |  |
|  |  | @H+mem.bit | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $) \leftarrow 0$ | *1 |  |
|  | SKT | mem.bit | 2 | $2+S$ | Skip if (mem.bit) $=1$ | *3 | $($ mem.bit) $=1$ |
|  |  | fmem.bit | 2 | $2+S$ | Skip if (fmem.bit) $=1$ | *4 | $($ fmem.bit) $=1$ |
|  |  | pmem. @L | 2 | $2+S$ | Skip if $\left(\right.$ pmem7-2 $+L_{\text {3-2. }}$ bit $\left.\left(L_{1-0}\right)\right)=1$ | *5 | (pmem.@L) = 1 |
|  |  | @H+mem.bit | 2 | $2+S$ | Skip if ( $\mathrm{H}+$ mem $_{\text {3-o. }}$ bit $)=1$ | *1 | $(@ H+$ mem.bit $)=1$ |
|  | SKF | mem.bit | 2 | $2+S$ | Skip if (mem. bit) $=0$ | *3 | $($ mem.bit) $=0$ |
|  |  | fmem. bit | 2 | $2+S$ | Skip if (fmem.bit) $=0$ | *4 | (fmem.bit) $=0$ |
|  |  | pmem. @ L | 2 | $2+S$ | Skip if $\left(\right.$ pmem7-2 $+L_{3-2 .}$ bit $\left.\left(L_{1-0}\right)\right)=0$ | *5 | (pmem.@L) = 0 |
|  |  | @H+mem.bit | 2 | $2+S$ | Skip if ( $\mathrm{H}+$ mem 3 -o.bit ) $=0$ | *1 | $(@ H+$ mem.bit $)=0$ |
|  | SKTCLR | fmem.bit | 2 | $2+S$ | Skip if (fmem.bit) $=1$ and clear | *4 | $($ fmem. bit $)=1$ |
|  |  | pmem. @L | 2 | $2+S$ | Skip if (pmem7-2 $+\mathrm{L}_{3-2.2}$ bit(Li-0) $)=1$ and clear | *5 | (pmem.@L) = 1 |
|  |  | @H+mem.bit | 2 | $2+S$ | Skip if (H+ mem ${ }_{3-0}$.bit $)=1$ and clear | *1 | $(@ H+$ mem.bit $)=1$ |
|  | AND1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (fmem.bit) | * 4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $C Y \leftarrow C Y \wedge$ (pmem7-2 + L ${ }_{3}$-2.bit $\left(\mathrm{L}_{1-0}\right)$ ) | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge\left(\mathrm{H}+\right.$ mem $_{\left.3 \text {-0. }{ }^{\text {bit }}\right)}$ | *1 |  |
|  | OR1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ (fmem.bit) | *4 |  |
|  |  | CY, pmem. @L | 2 | 2 | $C Y \leftarrow C Y \vee\left(\right.$ pmem7-2 $\left.+L_{3-2 . b i t}\left(L_{1-0}\right)\right)$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $C Y \leftarrow C Y \vee(H+$ mem3-0.bit $)$ | *1 |  |
|  | XOR1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $C Y \leftarrow C Y \forall\left(\right.$ pmem7-2 $\left.+\mathrm{L}_{3-2} \cdot \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $C Y \leftarrow C Y \forall\left(H+\right.$ mem $\left._{3-0 . \mathrm{bit}}\right)$ | *1 |  |


| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | BRNote | addr | - | - | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr <br> $\left[\begin{array}{l}\text { The assembler selects the most } \\ \text { adequate instruction from BR !addr, } \\ \text { BRCB !caddr, or BR \$addr. }\end{array}\right]$ <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ addr <br> $\left[\begin{array}{l}\text { The assembler selects the most } \\ \text { adequate instruction from BR !addr, } \\ \text { BRCB !caddr, or BR \$addr. }\end{array}\right]$ | *6 |  |
|  |  | addr1 | - | - | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr1 <br> The assembler selects the most adequate instruction from instructions below. <br> - BR !addr <br> - BRA !addr1 <br> - BRCB !caddr <br> - BR \$addr1 <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ addr1 <br> The assembler selects the most] adequate instruction from instructions below. <br> - BR !addr <br> - BRA !addr1 <br> - BRCB !caddr <br> - BR \$addr1 | *11 |  |
|  |  | laddr | 3 | 3 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ addr | *6 |  |
|  |  | \$ addr | 1 | 2 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ addr | *7 |  |
|  |  | \$addr1 | 1 | 2 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr1 <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ addr1 |  |  |

Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | BR | PCDE | 2 | 3 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow \mathrm{PC}_{11-8}+\mathrm{DE}$ <br> $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow \mathrm{PC}_{12-8}+\mathrm{DE}$ |  |  |
|  |  | PCXA | 2 | 3 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow \mathrm{PC}_{11-8}+\mathrm{XA}$ <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow \mathrm{PC}_{12-8}+\mathrm{XA}$ |  |  |
|  |  | BCDE | 2 | 3 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ BCDENote 1 <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow \mathrm{BCDENote}^{2}$ | *6 |  |
|  |  | BCXA | 2 | 3 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ BCXANote 1 <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ BCXANote 2 | *6 |  |
|  | BRA ${ }^{\text {Note } 3}$ | !addr1 | 3 | 3 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr1 <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow$ addr1 | *11 |  |
|  | BRCB | !caddr | 2 | 2 | - $\mu$ PD750104 <br> $\mathrm{PC}_{11-0} \leftarrow$ caddr $_{11-0}$ <br> - $\mu$ PD750106, 750108 <br> $\mathrm{PC}_{12-0} \leftarrow \mathrm{PC}_{12}+$ caddr $_{11-0}$ | *8 |  |
| Subroutine stack control | CALLANote 3 | !addr1 | 3 | 3 | - $\mu$ PD750104 $\begin{aligned} & (S P-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0,0 \\ & \mathrm{PC}_{11-0} \leftarrow \text { addr1 }, \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ <br> - $\mu$ PD750106, 750108 $\begin{aligned} & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0, \mathrm{PC}_{12} \\ & \mathrm{PC}_{12-0} \leftarrow \text { addr1 }, \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ | *11 |  |

Notes 1. Set register B to 0 .
2. Only the LSB is valid in register B.
3. The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.


Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.


Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.


Notes 1. The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.
2. When executing the IN/OUT instruction, MBE must be set to 0 or MBE and MBS must be set to 1 and 15, respectively.

| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Special | SEL | RBn | 2 | 2 | $\mathrm{RBS} \leftarrow \mathrm{n}(\mathrm{n}=0-3)$ |  |  |
|  |  | MBn | 2 | 2 | $\mathrm{MBS} \leftarrow \mathrm{n}(\mathrm{n}=0,1,15)$ |  |  |
|  | GETINotes 1, 2 | taddr | 1 | 3 | - $\mu$ PD750104 <br> When the TBR instruction is used $\mathrm{PC}_{11-0} \leftarrow(\text { taddr })_{3-0}+(\text { taddr }+1)$ <br> When the TCALL instruction is used $\begin{aligned} & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0,0 \\ & \mathrm{PC}_{11-0} \leftarrow(\text { taddr })_{3-0}+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ <br> When an instruction other than the TBR and TCALL instructions is used Execution of (taddr)(taddr +1 ) instruction | *10 | Depends on the referenced instruction. |
|  |  |  |  |  | - $\mu$ PD750106, 750108 <br> When the TBR instruction is used $\mathrm{PC}_{12-0} \leftarrow(\mathrm{taddr})_{4-0}+(\mathrm{taddr}+1)$ <br> When the TCALL instruction is used $\begin{aligned} & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0, \mathrm{PC} 12 \\ & \mathrm{PC}_{12-0} \leftarrow(\text { taddr }) 4-0+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ <br> When an instruction other than the TBR and TCALL instructions is used Execution of (taddr)(taddr +1 ) instruction |  | Depends on the referenced instruction. |
|  |  |  |  |  | - $\mu$ PD750104 <br> When the TBR instruction is used $\mathrm{PC}_{11-0} \leftarrow(\operatorname{taddr})_{3-0}+(\text { taddr }+1)$ <br> When the TCALL instruction is used $\begin{aligned} & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0,0 \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{11-0} \leftarrow(\text { taddr })_{3-0}+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ <br> When an instruction other than the TBR and TCALL instructions is used Execution of (taddr)(taddr +1 ) instruction | *10 | Depends <br> on the referenced instruction. |

Notes 1. The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.
2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.

| Group | Mnemonic | Operand | Bytes | Machining cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Special | GETINotes 1, 2 | taddr | 1 |  | - $\mu$ PD750106, 750108 <br> When the TBR instruction is used $\mathrm{PC}_{12-0} \leftarrow(\mathrm{taddr})_{4-0}+(\mathrm{taddr}+1)$ <br> When the TCALL instruction is used $\begin{aligned} & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0, \mathrm{PC}_{12} \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{12-0} \leftarrow(\text { taddr }) 4-0+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ <br> When an instruction other than the TBR and TCALL instructions is used Execution of (taddr)(taddr + 1) instruction | *10 | Depends on the referenced instruction. |

Notes 1. The shaded portion is supported in Mk II mode only.
2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.

## 12. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Rated value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  |  | -0.3 to +7.0 | V |
| Input voltage | $\mathrm{V}_{11}$ | Other than ports 4 and 5 |  | -0.3 to VDD +0.3 | V |
|  | V12 | Ports <br> 4 and 5 | With a built-in pull-up resistor | -0.3 to VDD +0.3 | V |
|  |  |  | With N-ch open drain | -0.3 to +14.0 | V |
| Output voltage | Vo |  |  | -0.3 to VDD +0.3 | V |
| High-level output current | Іон | Each pin |  | -10 | mA |
|  |  | Total of all pins |  | -30 | mA |
| Low-level output current | loL | Each pin |  | 30 | mA |
|  |  | Total of all pins |  | 220 | mA |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cin | $\mathrm{f}=1 \mathrm{MHz}$ <br> 0 V for pins other than pins to be measured |  |  | 15 | pF |
| Output capacitance | Cout |  |  |  | 15 | pF |
| I/O capacitance | Cıo |  |  |  | 15 | pF |

CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATOR ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=1.8$ to 5.5 V )

| Resonator | Recommended <br> constant | Parameter | Conditions | MIN. | TYP. |
| :--- | :--- | :--- | :--- | :--- | :--- | MAX. | Unit |
| :--- |
| RC <br> oscillator |
| CL1 CL2 |

Note The oscillator frequency indicates only the oscillator characteristics. See AC characteristics for the instruction execution time and oscillator frequency characteristics.

Caution When the main system clock oscillator is used, conform to the following guidelines when wiring at the portions surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.

- The wiring must be as short as possible.
- Other signal lines must not run in these areas.
- Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that of Vss.
- It must not be grounded to ground patterns carrying a large current.
- No signal must be taken from the oscillator.


## CHARACTERISTICS OF THE SUBSYSTEM CLOCK OSCILLATOR ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=1.8$ to 5.5 V )

| Resonator | Recommended constant | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal |  | Oscillator frequency (fxt) ${ }^{\text {Note }} 1$ |  | 32 | 32.768 | 35 | kHz |
|  |  | Oscillation settling time ${ }^{\text {Note } 2}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  | 1.0 | 2 | s |
|  |  |  |  |  |  | 10 | s |
| External clock |  | XT1 input frequency ( $\mathrm{fxx}^{\text {( }}$ Note 1 |  | 32 |  | 100 | kHz |
|  |  | XT1 input high/low level width (tхтн, tхтL) |  | 5 |  | 15 | $\mu \mathrm{s}$ |

Notes 1. The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.
2. The oscillation settling time means the time required for the oscillation to settle after Vod is applied.

Caution When the subsystem clock oscillator is used, conform to the following guidelines when wiring at the portions of surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.

- The wiring must be as short as possible.
- Other signal lines must not run in these areas.
- Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that of Vss
- It must not be grounded to ground patterns carrying a large current.
- No signal must be taken from the oscillator.

When the subsystem clock is used, pay special attention to its wiring; the subsystem clock oscillator has low amplification to minimize current consumption and is more likely to malfunction due to noise than the main system clock oscillator.

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level output current | loL | Each pin |  |  |  |  |  | 15 | mA |
|  |  | Total of all pins |  |  |  |  |  | 150 | mA |
| High-level input voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | Ports 2, 3, and 8 |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 0.7 VdD |  | Vdo | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  | 0.9 VDD |  | VDD | V |
|  | $\mathrm{V}_{1+2}$ | Ports 0, 1, 6, and 7 and $\overline{\text { RESET }}$ |  | 2.7 V | $\mathrm{S} \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ | 0.8 VdD |  | VDD | V |
|  |  |  |  | 1.8 V | $\leq V_{\text {DD }}<2.7 \mathrm{~V}$ | 0.9 VdD |  | VDD | V |
|  | V1н3 | Ports 4 and 5 | With a Built-in pull-up resistor | 2.7 V | $\leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7Vdd |  | VDD | V |
|  |  |  |  | 1.8 V | < $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VdD |  | VdD | V |
|  |  |  | With N-ch open drain | 2.7 V | $\leq \mathrm{VDD}^{5} 55.5 \mathrm{~V}$ | 0.7 Vdd |  | 13 | V |
|  |  |  |  | 1.8 V | $\leq V_{D D}<2.7 \mathrm{~V}$ | 0.9VdD |  | 13 | V |
|  | $\mathrm{V}_{1+4}$ | XT1 |  |  |  | Vod - 0.1 |  | VDD | V |
| Low-level input voltage | VIL1 | Ports 2 to 5, and 8 |  | 2.7 V | $\leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ | 0 |  | $0.3 \mathrm{VDD}^{\text {d }}$ | V |
|  |  |  |  | 1.8 V | < $V_{\text {DD }}<2.7 \mathrm{~V}$ | 0 |  | 0.1 Vdo | V |
|  | VIL2 | Ports 0, 1, 6, and 7 and $\overline{\text { RESET }}$ |  | 2.7 V | $\leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.2 VdD | V |
|  |  |  |  | 1.8 V | $\leq V_{\text {DD }}<2.7 \mathrm{~V}$ | 0 |  | 0.1 Vdo | V |
|  | Vוレ3 | XT1 |  |  |  | 0 |  | 0.1 | V |
| High-level output voltage | Vон |  |  |  |  | Vod - 0.5 |  |  | V |
| Low-level output voltage | VoL1 | SCK, SO, and ports 2 to 8 | $\mathrm{loL}=15 \mathrm{~mA}, \mathrm{~V} \mathrm{DD}=5.0 \mathrm{~V} \pm 10 \%$ |  |  |  | 0.2 | 2.0 | V |
|  |  |  | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  |  |  | 0.4 | V |
|  | VoL2 | SB0, SB1 | N -ch open drain Pull-up resistor $\geq 1 \mathrm{k} \Omega$ |  |  |  |  | 0.2 Vdo | V |
| High-level input leakage current | LLıH1 | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | Other than XT1 |  |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | LLıH2 |  | XT1 |  |  |  |  | 20 | $\mu \mathrm{A}$ |
|  | LLıн3 | $\mathrm{VIN}=13 \mathrm{~V}$ | Ports 4 and 5 (With N-ch open drain) |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| Low-level input leakage current | LLL1 | $\mathrm{VIN}=0 \mathrm{~V}$ | Other than XT1 and ports 4 and 5 |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | LLLL2 |  | XT1 |  |  |  |  | -20 | $\mu \mathrm{A}$ |
|  | LıL3 |  | Ports 4 and 5 (With N-ch open drain) At other than input instruction execution |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  |  |  | Ports 4 and 5 (With N-ch open drain) When the input instruction is executed |  |  |  |  | -30 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | -10 | -27 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | -3 | -8 | $\mu \mathrm{A}$ |
| High-level output leakage current | ILOH1 | Vout $=$ VDD | $\overline{\mathrm{SCK}}, \mathrm{SO} / \mathrm{SB} 0, \mathrm{SB1}$, and ports 2, 3, and 6 to 8 <br> Ports 4 and 5 (With a built-in pull-up resistor) |  |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILOH2 | Vout $=13 \mathrm{~V}$ | Ports 4 and 5 (With N-ch open drain) |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| Low-level output leakage current | ILoL | Vout $=0 \mathrm{~V}$ |  |  |  |  |  | -3 | $\mu \mathrm{A}$ |
| Built-in pull-up resistor | RL1 | V IN $=0 \mathrm{~V}$ | Ports 0 to 3 and 6 to 8 (except P00 pin) |  |  | 50 | 100 | 200 | $\mathrm{k} \Omega$ |
|  | RL2 |  | Ports 4 and 5 (mask option) |  |  | 15 | 30 | 60 | $\mathrm{k} \Omega$ |

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{V} D \mathrm{DD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply currentNote 1 | Iod1 | 1.0 MHz Note 2 RC oscillation$\begin{aligned} & \mathrm{R}=22 \mathrm{k} \Omega, \\ & \mathrm{C}=22 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ Note 3 |  |  |  | 0.65 | 1.6 | mA |
|  |  |  | VDD $=3.0 \mathrm{~V} \pm 10 \%$ Note 4 |  |  |  | 180 | 360 | $\mu \mathrm{A}$ |
|  | IdD2 |  | HALT mode | $V_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%$ |  |  | 370 | 920 | $\mu \mathrm{A}$ |
|  |  |  |  | $V \mathrm{DD}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | 170 | 340 | $\mu \mathrm{A}$ |
|  | IdD3 | 32.768 kHz Note 5 crystal oscillation | Low-voltage modeNote 6 | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | 11.0 | 40.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $V \mathrm{DD}=2.0 \mathrm{~V} \pm 10 \%$ |  |  | 5.5 | 18.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 11.0 | 18.0 | $\mu \mathrm{A}$ |
|  |  |  | Low-currentdrain mode ${ }^{\text {Note } 7}$ | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  |  | 8.0 | 24.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\text {dD }}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 8.0 | 14.0 | $\mu \mathrm{A}$ |
|  | IDD4 |  | HALT mode | Low-vol- <br> tage modeNote 6 | $V D D=3.0 \mathrm{~V} \pm 10 \%$ |  | 5.0 | 30.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\begin{aligned} & V_{D D}=3.0 \mathrm{~V}, \\ & T_{A}=-40 \text { to }+50^{\circ} \mathrm{C} \end{aligned}$ |  | 5.0 | 12.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{\text {dD }}=2.0 \mathrm{~V} \pm 10 \%$ |  | 2.5 | 10.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 5.0 | 10.0 | $\mu \mathrm{A}$ |
|  |  |  |  | Low-cur- <br> rent-drain mode ${ }^{\text {Note } 7}$ | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  | 4.0 | 15.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\begin{aligned} & V_{D D}=3.0 \mathrm{~V}, \\ & T_{A}=-40 \text { to }+50^{\circ} \mathrm{C} \end{aligned}$ |  | 4.0 | 8.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 4.0 | 7.0 | $\mu \mathrm{A}$ |
|  | IDD5 | $\mathrm{XT} 1=$ 0 VNote 8 STOP mode | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  |  | 0.05 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | $V \mathrm{DD}=3.0 \mathrm{~V} \pm 10 \%$ |  |  |  | 0.02 | 2.5 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.02 | 0.2 | $\mu \mathrm{A}$ |

Notes 1. This current excludes the current which flows through the built-in pull-up resistors.
2. This value applies also when the subsystem clock oscillates.
3. Value when the processor clock control register (PCC) is set to 0011 and the $\mu \mathrm{PD} 750108$ is operated in the high-speed mode.
4. Value when the PCC is set to 0000 and the $\mu$ PD750108 is operated in the low-speed mode.
5. This value applies when the system clock control register (SCC) is set to 1001 to stop the main system clock pulse and to start the subsystem clock pulse.
6. Mode when the sub-oscillator control register (SOS) is set to 0000.
7. Mode when the SOS is set to 0010 .
8. This value applies when the SOS is set to $00 \times 1$ and the sub-oscillator feedback resistor is not used ( $\times$ = don't care).

AC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock cycle time ${ }^{\text {Note } 1} 1$ (minimum instruction execution time = 1 machine cycle) | toy | Operated by main system clock pulse |  | 2.0 |  | 128 | $\mu \mathrm{s}$ |
|  |  | Operated by subsystem clock pulse |  | 114 | 122 | 125 | $\mu \mathrm{s}$ |
| TIO input frequency | ${ }_{\text {fit }}$ | $V_{D D}=2.7$ to 5.5 V |  | 0 |  | 1 | MHz |
|  |  |  |  | 0 |  | 275 | kHz |
| TIO input high/low level width | tтін,tTIL | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 0.48 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  | 1.8 |  |  | $\mu \mathrm{s}$ |
| Interrupt input high/low level width | tinth, <br> tintL | INTO | $\mathrm{IM} 02=0$ | Note 2 |  |  | $\mu \mathrm{s}$ |
|  |  |  | IM02 $=1$ | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | INT1, INT2, and INT4 |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | KR0 to KR7 |  | 10 |  |  | $\mu \mathrm{s}$ |
| RESET low level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |
| RC oscillator frequency | fcc | $\begin{aligned} & \mathrm{R}=22 \mathrm{k} \Omega, \\ & \mathrm{C}=22 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0.90 | 1.00 | 1.30 | MHz |
|  |  |  | VDD $=2.7$ to 5.5 V | 0.55 | 1.00 | 1.30 | MHz |

Notes 1. When the main system clock is used, the cycle time of the CPU clock ( $\Phi$ ) (minimum instruction execution time) depends on the time constants of connected resistors (R) and capacitors ( C ) and the processor clock control register (PCC).
When the subsystem clock is used, the cycle time of the CPU clock ( $\Phi$ ) (minimum instruction execution time) depends on the frequency of the connected resonator (and external clock), the system clock control register (SCC), and the processor clock control register (PCC).
The figure on the right side shows the cycle time tcy characteristics for the supply voltage VDD during main system clock operation.
2. This value becomes 2 tcy or $128 / \mathrm{fcc}$ according to the setting of the interrupt mode register (IM0).
tcy vs. Vdd
(Main system clock in operation)


## SERIAL TRANSFER OPERATION

Two-wire and three-wire serial I/O modes (SCK: Internal clock output): ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy1 | $V_{D D}=2.7$ to 5.5 V |  | 1,300 |  |  | ns |
|  |  |  |  | 3,800 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | $\begin{aligned} & \text { tkL1, } \\ & \text { tkHH } \end{aligned}$ | $V_{D D}=2.7$ to 5.5 V |  | tkcri/2-50 |  |  | ns |
|  |  |  |  | tкč1/2-150 |  |  | ns |
| SINote ${ }^{1}$ setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik1 | $V_{\text {DD }}=2.7$ to 5.5 V |  | 150 |  |  | ns |
|  |  |  |  | 500 |  |  | ns |
| SI ${ }^{\text {Note } 1}$ hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tks ${ }^{1}$ | VDD $=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 600 |  |  | ns |
| Delay time from $\overline{\text { SCK }} \downarrow$ to SO ${ }^{\text {Note } 1}$ output | tkso1 | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega^{\text {Note } 2} \\ & C L=100 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0 |  | 250 | ns |
|  |  |  |  | 0 |  | 1,000 | ns |

Notes 1. In two-wire serial I/O mode, SO should be read as SB0 or SB1.
2. $R L$ is the resistance of the $S O$ output line load, while $C L$ is the capacitance.

Two-wire and three-wire serial I/O modes ( $\overline{\mathrm{SCK}}$ : External clock input): ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}, \mathrm{VdD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tкк¢\%2 | $V_{D D}=2.7$ to 5.5 V |  | 800 |  |  | ns |
|  |  |  |  | 3,200 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | $\begin{aligned} & \text { tKL2, } \\ & \text { tKH2 }^{2} \end{aligned}$ | $V_{\text {dD }}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 1,600 |  |  | ns |
| SINote 1 setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik2 | $V_{\text {dD }}=2.7$ to 5.5 V |  | 100 |  |  | ns |
|  |  |  |  | 150 |  |  | ns |
| $\mathrm{SI}^{\text {Note } 1}$ hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tкsı2 | $V_{D D}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 600 |  |  | ns |
| Delay time from $\overline{\mathrm{SCK}} \downarrow$ to SONote ${ }^{1}$ output | tkso2 | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega^{\text {Note } 2} \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ | $V_{\text {dD }}=2.7$ to 5.5 V | 0 |  | 300 | ns |
|  |  |  |  | 0 |  | 1,000 | ns |

Notes 1. In two-wire serial I/O mode, SO should be read as SB0 or SB1.
2. $R L$ is the resistance of the $S O$ output line load, while $C L$ is the capacitance.

SBI mode ( $\overline{\mathrm{SCK}}:$ Internal clock output (master)): ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксуз | $V_{D D}=2.7$ to 5.5 V |  | 1,300 |  |  | ns |
|  |  |  |  | 3,800 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | tкцз,tкнз | V D $=2.7$ to 5.5 V |  | tксуз/2-50 |  |  | ns |
|  |  |  |  | tкcys/2-150 |  |  | ns |
| SB0/SB1 setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsiк3 | $V_{D D}=2.7$ to 5.5 V |  | 150 |  |  | ns |
|  |  |  |  | 500 |  |  | ns |
| SB0/SB1 hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tks ${ }^{3}$ |  |  | tkcy3/2 |  |  | ns |
| Delay time from $\overline{\text { SCK }} \downarrow$ to SB0/SB1 output | tkso3 | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega^{\text {Note }} \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ | $V_{\text {DD }}=2.7$ to 5.5 V | 0 |  | 250 | ns |
|  |  |  |  | 0 |  | 1,000 | ns |
| From $\overline{\text { SCK }} \uparrow$ to SB0/SB1 $\downarrow$ | tksb |  |  | tксүз |  |  | ns |
| From SB0/SB1 $\downarrow$ to $\overline{\text { SCK }} \downarrow$ | tsbk |  |  | tkcy3 |  |  | ns |
| SB0/SB1 low level width | tsbl |  |  | tkcy3 |  |  | ns |
| SB0/SB1 high level width | tssh |  |  | tkcy3 |  |  | ns |

Note $R L$ is the resistance of the SB0/SB1 output line load, while $C L$ is the capacitance.

SBI mode ( $\overline{\mathrm{SCK}}:$ External clock input (slave)): $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK cycle time }}$ | tkcy4 | $V_{\text {DD }}=2.7$ to 5.5 V |  | 800 |  |  | ns |
|  |  |  |  | 3,200 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | tкı4, <br> tкH4 | $V_{D D}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 1,600 |  |  | ns |
| SB0/SB1 setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik4 | $V_{D D}=2.7$ to 5.5 V |  | 100 |  |  | ns |
|  |  |  |  | 150 |  |  | ns |
| SB0/SB1 hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tksi4 |  |  | tkcy4/2 |  |  | ns |
| Delay time from $\overline{\text { SCK }} \downarrow$ to SB0/SB1 output | tkso4 | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega^{\text {Note }} \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {DD }}=2.7$ to 5.5 V | 0 |  | 300 | ns |
|  |  |  |  | 0 |  | 1,000 | ns |
| From $\overline{\text { SCK }} \uparrow$ to SB0/SB1 $\downarrow$ | tksb |  |  | tkcy4 |  |  | ns |
| From SB0/SB1 $\downarrow$ to $\overline{S C K} \downarrow$ | tsbk |  |  | tkcy4 |  |  | ns |
| SB0/SB1 low level width | tsbl |  |  | tkcy4 |  |  | ns |
| SB0/SB1 high level width | tsв |  |  | tkcy4 |  |  | ns |

Note $R_{L}$ is the resistance of the SB0/SB1 output line load, while $C L$ is the capacitance.

AC timing measurement points (excluding XT1 input)


Clock timing


TIO timing


## Serial transfer timing

Three-wire serial I/O mode:


Two-wire serial I/O mode:


## Serial transfer timing

Bus release signal transfer:


Command signal transfer:


Interrupt input timing

$\overline{\text { RESET }}$ input timing


DATA HOLD CHARACTERISTICS BY LOW SUPPLY VOLTAGE IN DATA MEMORY STOP MODE ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :--- | :--- | :--- | :---: | :---: |
| Release signal setting time | tsREL |  | 0 |  |  |  |
| Oscillation settling time Note 1 | twaIT | Release by RESET |  | $\mu \mathrm{s}$ |  |  |
|  |  | Release by interrupt request |  |  |  |  |

Notes 1. CPU operation stop time for preventing unstable operation the beginning of oscillation.
2. Select either $512 / \mathrm{fcc}$ or no wait with the mask option.

Data hold timing (STOP mode release by $\overline{\text { RESET }}$


Data hold timing (standby release signal: STOP mode release by interrupt signal)


## 13. CHARACTERISTIC CURVE (REFERENCE VALUES)

Idd vs. Vdd (When the main system clock is operating at 1.0 MHz with an RC oscillation)

14. EXAMPLES OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES)
fcc vs. $\operatorname{VdD}(\mathrm{RC}$ oscillation $, \mathrm{R}=\mathbf{2 2} \mathrm{k} \Omega, \mathrm{C}=\mathbf{2 2} \mathrm{pF})$

fcc vs. $\mathrm{T}_{\mathrm{A}}$ (RC oscillation, $\mathrm{R}=\mathbf{2 2} \mathrm{k} \Omega, \mathrm{C}=\mathbf{2 2} \mathrm{pF}$ )



15. PACKAGE DRAWINGS

## 44 PIN PLASTIC QFP ( $\square 10$ )



## NOTE

Each lead centerline is located within 0.16 mm ( 0.007 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $13.2 \pm 0.2$ | 0.520-0.008 |
| B | $10.0 \pm 0.2$ | $0.394_{-0.009}^{+0.008}$ |
| C | $10.0 \pm 0.2$ | $0.394+0.008$ |
| D | $13.2 \pm 0.2$ | 0.520+0.008 |
| F | 1.0 | 0.039 |
| G | 1.0 | 0.039 |
| H | 0.37+0.08 | $0.015_{-0.004}^{+0.003}$ |
| I | 0.16 | 0.007 |
| J | 0.8 (T.P.) | 0.031 (T.P.) |
| K | $1.6 \pm 0.2$ | $0.063 \pm 0.008$ |
| L | $0.8 \pm 0.2$ | $0.031+0.009$ |
| M | $0.17_{-0.05}^{+0.06}$ | $0.007_{-0.003}^{+0.002}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| R | $3^{\circ}+7^{\circ}{ }^{\circ}$ | $3^{\circ}+7^{\circ}{ }^{\circ}$ |
| S | 3.0 MAX. | 0.119 MAX. |
|  |  | S44GB-80-3B |

42PIN PLASTIC SHRINK DIP (600 mil)


## NOTES

1) Each lead centerline is located within 0.17 mm ( 0.007 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 39.13 MAX. | 1.541 MAX. |
| B | 1.78 MAX. | 0.070 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 0.9 MIN. | 0.035 MIN. |
| G | $3.2 \pm 0.3$ | $0.126 \pm 0.012$ |
| H | 0.51 MIN. | 0.020 MIN. |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 15.24 (T.P.) | 0.600 (T.P.) |
| L | 13.2 | 0.520 |
| M | $0.25_{-0.0}^{+0.10}$ | $0.010_{-0.003}^{+0.004}$ |
| N | 0.17 | 0.007 |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | P42C-70-600A-1 |

## 16. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD750104, $\mu$ PD750106, and $\mu$ PD750108 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document SMD Surface Mount Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 16-1. Surface Mounting Type Soldering Conditions

| $\mu$ PD750104GB- $\times \times \times$-3BS-MTX | 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) |
| :---: | :---: |
| $\mu$ PD750106GB- $\times \times \times$-3BS-MTX | $44-$ pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) |
| $\mu$ PD750108GB- $\times \times \times$-3BS-MTX | 44 -pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) |
| $\mu$ PD750104GB(A)-×××-3BS-MTX | $44-$ pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) |
| $\mu$ PD750106GB(A)-×××-3BS-MTX | 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) |
| $\mu$ PD750108GB(A)-×××-3BS-MTX | 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch) |


| Soldering <br> method | Soldering conditions | Symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$ <br> Duration: 30 seconds max. (at $210^{\circ} \mathrm{C}$ or above) <br> Maximum allowable number of reflow processes: 3 | IR35-00-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$ <br> Duration: 40 seconds max. (at $200^{\circ} \mathrm{C}$ or above) <br> Maximum allowable number of reflow processes: 3 | VP15-00-3 |
| Wave <br> soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max. <br> Duration: 10 seconds max. <br> Number of times: 1 <br> Preliminary heat temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) | WS60-00-1 |
| Partial heating <br> method | Terminal temperature: $300^{\circ} \mathrm{C}$ max. <br> Duration: 3 seconds max. (per device side) | - |

Caution Use of more than one soldering method should be avoided (except for partial heating method).

Table 16-2. Insertion Type Soldering Conditions

| $\mu$ PD750104CU-××× | 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) |
| :---: | :---: |
| $\mu$ PD750106CU-××× | 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) |
| $\mu$ PD750108CU- $\times \times \times$ | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) |
| $\mu$ PD750104CU(A)-××x: | 42-pin plastic shrink DIP ( $600 \mathrm{mil}, 1.778-\mathrm{mm}$ pitch) |
| $\mu$ PD750106CU(A)-××x: | 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) |
| $\mu$ PD750108CU(A)-×××: | 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) |


| Soldering method | Soldering conditions |
| :--- | :--- |
| Wave soldering (terminal only) | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Duration: 10 seconds max. |
| Partial heating method | Terminal temperature: $300^{\circ} \mathrm{C}$ max., Duration: 3 seconds max. (for each pin) |

Caution Apply wave soldering to terminals only. See to it that the jet solder does not contact with the chip directly.

APPENDIX A FUNCTIONS OF THE $\mu$ PD750008, $\mu$ PD750108, AND $\mu$ PD75P0116

| Item |  | $\mu$ PD750008 | $\mu$ PD750108 | $\mu$ PD75P0116 |
| :---: | :---: | :---: | :---: | :---: |
| Program memory |  | Masked ROM 0000H - 1FFFFH (8,192 $\times 8$ bits) |  | One-time PROM 0000H - 3FFFH (16,384 $\times 8$ bits) |
| Data memory |  | $\begin{aligned} & 000 \mathrm{H}-1 \mathrm{FFH} \\ & (512 \times 4 \text { bits }) \end{aligned}$ |  |  |
| CPU |  | 75XL CPU |  |  |
| General-purpose register |  | ( 4 bits $\times 8$ or 8 bits $\times 4$ ) $\times 4$ banks |  |  |
| Main system clock oscillator |  | Crystal/ceramic oscillator | RC oscillator (with external resistor and capacitor) |  |
| Time required for start after reset |  | $217 / \mathrm{fx}, 215 / \mathrm{fx}$ <br> (selected using a mask option) | Fixed to 56/foc |  |
| Wait time applied when STOP mode is released by an interrupt |  | 220/fx, 217/fx, 215/fx, <br> 213/fx (selected accord- <br> ing to BTM setting) | 29/fcc or no wait (selected using a mask option) | Fixed to 29/fcc |
| Subsystem clock oscillator |  | Crystal oscillator |  |  |
|  | When selecting the main system clock | -0.95, 1.91, 3.81, or 15.3 $\mu \mathrm{s}$ (when operating at $\mathrm{fx}=4.19 \mathrm{MHz}$ ) <br> -0.67, 1.33, 2.67, or 10.7 $\mu \mathrm{s}$ (when operating at $\mathrm{fx}=6.0 \mathrm{MHz}$ ) | $\cdot 4,8,16$, or $64 \mu \mathrm{~s}$ (when operating at fcc $=1.0 \mathrm{MHz}$ ) <br> $\cdot 2,4$, 8 , or $32 \mu \mathrm{~s}$ (when operating at $\mathrm{fcc}=2.0 \mathrm{MHz}$ ) |  |
|  | When selecting the subsystem clock | $122 \mu \mathrm{~s}$ (when operating at 32.768 kHz ) |  |  |
| $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{2}{0} \\ & \underline{0} \end{aligned}$ | CMOS input | 8 (Built-in pull-up resistors that can be connected by software: 7) |  |  |
|  | CMOS I/O | 18 (Built-in pull-up resistors that can be connected by software) |  |  |
|  | N -ch open-drain I/O | 8 (Pull-up resistors that can be incorporated by mask option) <br> Withstand voltage of 13 V |  | 8 (No mask option) Withstand voltage of 13 V |
|  | Total | 34 |  |  |
| Timer |  | 4 channels <br> - 8 -bit timer counter: 1 <br> -8-bit timer/event counter: 1 <br> - Basic interval timer/ watchdog timer: 1 <br> -Clock timer: 1 | 4 channels <br> -8-bit timer counter (clock timer output function provided): 1 <br> -8-bit timer/event counter: 1 <br> - Basic interval timer/watchdog timer: 1 <br> - Clock timer: 1 |  |

(2/2)

| Item | $\mu$ PD750008 | $\mu$ PD750108 | $\mu$ PD75P0116 |
| :---: | :---: | :---: | :---: |
| Serial interface | 3 modes supported <br> - Three-wire serial I/O mode: First transferred bit switchable between <br> LSB and MSB <br> - Two-wire serial I/O mode <br> - SBI mode |  |  |
| Clock output (PCL) | - $\Phi, 524,262$, or 65.5 kHz (when the main system clock operates at 4.19 MHz ) <br> - $\Phi, 750,375$, or 93.8 kHz (when the main system clock operates at 6.0 MHz ) | - $\Phi, 125,62.5$, or 15.6 kHz (when the main system clock operates at 1.0 MHz ) <br> - $\Phi, 250,125$, or 31.3 kHz (when the main system clock operates at 2.0 MHz ) |  |
| Buzzer output (BUZ) | - 2 , 4 , or 32 kHz (when the main system clock operates at 4.19 MHz or the subsystem clock operates at 32.768 kHz ) <br> - 2.93, 5.86 , or 46.9 kHz (when the main system clock operates at 6.0 MHz ) | - 2 , 4 , or 32 kHz (when the subsystem clock operates at 32.768 kHz ) <br> - $0.488,0.977$, or 7.813 kHz (when the main system clock operates at 1.0 MHz ) <br> - 0.977, 1.953, or 15.625 kHz (when the main system clock operates at 2.0 MHz ) |  |
| Vectored interrupt | External: 3, internal: 4 |  |  |
| Test input | External: 1, internal: 1 |  |  |
| Supply voltage | $V_{D D}=2.2$ to 5.5 V | $V_{D D}=1.8$ to 5.5 V |  |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |
| Package | -42-pin plastic shrink DIP ( 600 mil, $1.778-\mathrm{mm}$ pitch) <br> -44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}, 0.8-\mathrm{mm}$ pitch $)$ |  |  |

## APPENDIX B DEVELOPMENT TOOLS

The following development tools are provided for the development of a system which employs the $\mu$ PD750108. In the 75XL series, use the common relocatable assembler together with a device file of each model.

## Language processors

| RA75X relocatable assembler | Host machine | OS | Distribution media | Part number |
| :---: | :---: | :---: | :---: | :---: |
|  | PC-9800 series | MS-DOSTM <br> Ver 330 | 3.5-inch 2HD | $\mu$ S5A13RA75X |
|  |  | $\binom{\text { to }}{\text { Ver. 6.2Note }}$ | 5.25-inch 2HD | $\mu$ S5A10RA75X |
|  | IBM PC/AT ${ }^{\text {TM }}$ and | See "OS for IBM PC." | 3.5-inch 2HC | $\mu$ S7B13RA75X |
|  | compatibles |  | 5.25-inch 2HC | $\mu$ S7B10RA75X |


| Device file | Host machine |  |  | Part number |
| :---: | :---: | :---: | :---: | :---: |
|  |  | OS | Distribution media |  |
|  | PC-9800 series | MS-DOS | 3.5-inch 2HD | $\mu$ S5A13DF750008 |
|  |  | ( Ver. 3.30 |  |  |
|  |  | $\left(\begin{array}{c}\text { to } \\ \text { Ver. 6.2 }\end{array}\right.$ | 5.25-inch 2HD | $\mu$ S5A10DF750008 |
|  | IBM PC/AT and compatibles | See "OS for IBM PC." | 3.5-inch 2HC | $\mu$ S7B13DF750008 |
|  |  |  | 5.25-inch 2 HC | $\mu$ S7B10DF750008 |

Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.

Remark The operations of the assembler and device file are guaranteed only on the above host machines and OSs.

## PROM programming tools

| Hardware | PG-1500 | The PG-1500 PROM programmer is used together with an accessory board and optional program adapter. It allows the user to program a single chip microcontroller containing PROM from a standalone terminal or a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | PA-75P008CU | The PA-75P008CU is a PROM programmer adapter provided for the $\mu$ PD75P0116CU/GB. It is used in conjunction with the PG-1500. |  |  |  |
| Software | PG-1500 controller | This program enables the host machine to control the PG-1500 through the serial and parallel interfaces. |  |  |  |
|  |  | Host machine | OS | Distribution media | Part number |
|  |  | PC-9800 series | $\left.\begin{array}{c} \text { MS-DOS } \\ \text { Ver. 3.30 } \\ \text { to } \\ \text { Ver. 6.2Note } \end{array}\right)$ | 3.5-inch 2HD | $\mu$ S5A13PG1500 |
|  |  |  |  | 5.25-inch 2HD | $\mu$ S5A10PG1500 |
|  |  | IBM PC/AT and compatibles | See "OS for IBM PC." | 3.5-inch 2HD | $\mu$ S7B13PG1500 |
|  |  |  |  | 5.25-inch 2 HC | $\mu$ S7B10PG1500 |

Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

## Debugging tools

The in-circuit emulators (IE-75000-R and IE-75001-R) are provided to debug programs used for the $\mu$ PD750108. The system configuration is shown below.


Notes 1. Maintenance service only
2. These software products cannot use the task swap function, which is available in MS DOS Ver. 5.00 or later.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.
2. The $\mu$ PD750104, $\mu$ PD750106, $\mu$ PD750108, and $\mu$ PD75P0116 are collectively called the $\mu$ PD750108 subseries.

OS for IBM PC

The following IBM PC OSs are supported.

| OS | Version |
| :--- | :--- |
| PC DOSTM | Ver. 5.02 to Ver. 6.3 <br>  <br>  <br> J6.1/VNote to J6.3/VNote |
| MS-DOS | Ver. 5.0 to Ver. 6.22 <br> $5.0 / V N o t e ~ t o ~ 6.2 / V N o t e ~$ |
| IBM DOSTM | J5.02/VNote |

Note Only English version is supported.

Caution These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.0 or later.

## APPENDIX C RELATED DOCUMENTS

Some documents are preliminary editions, but they are not so specified in the tables below.

## Documents related to devices

| Document name | Document number |  |
| :--- | :--- | :--- |
|  | Japanese | English |
| $\mu$ PD750104, 750106, 750108, 750104(A), 750106(A), 750108(A) Data <br> Sheet | U12301J | U12301E (This manual) |
| $\mu$ PD75P0116 Data Sheet | U12603J | U12603E |
| $\mu$ PD750108 User's Manual | U11330J | U11330E |
| $\mu$ PD750008, 750108 Instruction List | U11456J | - |
| $75 X L$ Series Selection Guide | U10453J | U10453E |

## Documents related to development tools

| Document name |  |  |  | Document number |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Japanese | English |
| Hardware | IE-75000-R/IE-75001-R User's Manual |  |  | EEU-846 | EEU-1416 |
|  | IE-75300-R-EM User's Manual |  |  | U11354J | U11354E |
|  | EP-75008CU-R User's Manual |  |  | EEU-699 | EEU-1317 |
|  | EP-75008GB-R User's Manual |  |  | EEU-698 | EEU-1305 |
|  | PG-1500 User's Manual |  |  | U11940J | EEU-1335 |
| Software | RA75X Assembler Package User's Manual |  | Operation | EEU-731 | EEU-1346 |
|  |  |  | Language | EEU-730 | EEU-1363 |
|  | PG-1500 Controller User's Manual | PC-9800 series (MS-DOS) base |  | EEU-704 | EEU-1291 |
|  |  | IBM PC series (PC DOS) base |  | EEU-5008 | U10540E |

## Other related documents

| Document name | Document number |  |
| :--- | :--- | :--- |
|  | Japanese | English |
| IC Package Manual | C10943X | C10535E |
| Semiconductor Device Mounting Technology Manual | C10535J | C11531E |
| Quality Grade on NEC Semiconductor Devices | C11531J | C10983E |
| Reliability and Quality Control of NEC Semiconductor Devices | C10983J |  |
| Electrostatic Discharge (ESD) Test | MEM-539 | MEI-1202 |
| Semiconductor Device Quality Guarantee Guide | C11893J |  |
| Microcontroller-Related Products Guide - by third parties | U11416J | - |

Caution The above related documents are subject to change without notice. Be sure to use the latest edition when you design your system.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned $O N$, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

## NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 800-366-9782
Fax: 800-729-9288

## NEC Electronics (Germany) GmbH

Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Benelux Office
Eindhoven, The Netherlands Tel: 2886-9318
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

Hong Kong
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

MS-DOS is a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries. IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

