

# MOS INTEGRATED CIRCUIT

# $\mu$ PD750104,750106,750108,750104(A),750106(A),750108(A)

## 4 BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD750108 is one of the 75XL series 4-bit single-chip microcontrollers, which provide data processing capability equal to that of an 8-bit microcontroller.

The  $\mu$ PD750108 is produced by replacing the main system clock oscillator of the  $\mu$ PD750008 with an RC oscillator, enabling operation at a relatively low voltage of 1.8 V. In addition, it is best suited to applications using batteries. The  $\mu$ PD750108(A) has a higher reliability than the  $\mu$ PD750108.

A built-in one-time PROM product,  $\mu$ PD75P0116, is also available. It is suitable for small-scale production and evaluation of application systems.

The following user's manual describes the details of the functions of the  $\mu$ PD750108. Be sure to read it before designing application systems.

 $\mu$ PD750108 User's Manual: U11330E

#### **FEATURES**

- · Built-in RC oscillator
- Enables the immediate start of processing after the release of standby mode
- Capable of low-voltage operation: VDD = 1.8 to 5.5 V
- Internal memory

Program memory (ROM)

- :  $4,096 \times 8$  bits ( $\mu$ PD750104 and  $\mu$ PD750104(A))
- :  $6.144 \times 8$  bits ( $\mu$ PD750106 and  $\mu$ PD750106(A))
- :  $8,192 \times 8$  bits ( $\mu$ PD750108 and  $\mu$ PD750108(A))

Data memory (RAM)

:  $512 \times 4$  bits

- · Function for specifying the instruction execution time (useful for saving power)
- 4  $\mu$ s, 8  $\mu$ s, 16  $\mu$ s, 64  $\mu$ s (when operating at 1.0 MHz)  $2 \mu s$ ,  $4 \mu s$ ,  $8 \mu s$ ,  $32 \mu s$  (when operating at 2.0 MHz) 122  $\mu$ s (when operating at 32.768 kHz)
- Enhanced timer function (4 channels)
- Can be easily substituted for the  $\mu$ PD750008 because this product succeeds to the functions and instructions of the  $\mu$ PD750008.

#### **APPLICATIONS**

- $\mu$ PD750104,  $\mu$ PD750106, and  $\mu$ PD750108 Cameras, meters, and pagers
- $\mu$ PD750104(A),  $\mu$ PD750106(A), and  $\mu$ PD750108(A) Electrical equipment for automobiles

The  $\mu$ PD750104,  $\mu$ PD750106,  $\mu$ PD750108,  $\mu$ PD750104(A),  $\mu$ PD750106(A), and  $\mu$ PD750108(A) differ only in quality grade. In this manual, the  $\mu$ PD750108 is described unless otherwise specified. Users of other than the  $\mu$ PD750108 should read  $\mu$ PD750108 as referring to the pertinent product.

When the description differs among µPD750104, µPD750106, and µPD750108, they also refer to the pertinent (A) products.

 $\mu$ PD750104  $\rightarrow \mu$ PD750104(A),  $\mu$ PD750106  $\rightarrow \mu$ PD750106(A),  $\mu$ PD750108  $\rightarrow \mu$ PD750108(A)

The information in this document is subject to change without notice.



## ORDERING INFORMATION

Part number	Package	Quality grade
μPD750104CU-xxx	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
$\mu$ PD750104GB- $\times$ $\times$ -3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Standard
$\mu$ PD750106CU- $\times$ $\times$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
$\mu$ PD750106GB- $\times$ $\times$ -3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Standard
$\mu$ PD750108CU- $\times\!\times\!$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
$\mu$ PD750108GB- $\times$ $\times$ -3BS-MTX	44-pin plastic QFP (10 $\times$ 10 mm, 0.8-mm pitch)	Standard
$\mu$ PD750104CU(A)- $\times\!\!\times\!\!$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
$\mu$ PD750104GB(A)- $\times$ $\times$ -3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm-pitch)	Special
$\mu$ PD750106CU(A)- $\times\!\!\times\!\!$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
$\mu$ PD750106GB(A)- $\times\times$ -3BS-MTX	44-pin plastic QFP (10 $\times$ 10 mm, 0.8-mm pitch)	Special
$\mu$ PD750108CU(A)- $\times\!\!\times\!\!$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
$\mu$ PD750108GB(A)- $\times$ $\times$ -3BS-MTX	44-pin plastic QFP (10 $\times$ 10 mm, 0.8-mm pitch)	Special

Remark xxx is a mask ROM code number.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

## DIFFERENCES BETWEEN $\mu$ PD75010× AND $\mu$ PD75010×(A)

Product number	μPD750104	μPD750104(A)
	$\mu$ PD750106	μPD750106(A)
Item	μPD750108	μPD750108(A)
Quality grade	Standard	Special

# **FUNCTIONS**

I	tem			Function		
Command time	time • :		• 2,	8, 16, or 64 $\mu$ s (when the main system clock operates at 1.0 MHz) 4, 8, or 32 $\mu$ s (when the main system clock operates at 2.0 MHz) 2 $\mu$ s (when the subsystem clock operates at 32.768 kHz)		
Internal me	emory	ROM	4,09	$6 \times 8$ bits ( $\mu$ PD750104)		
			6,14	4 × 8 bits (μPD750106)		
			8,19	2 × 8 bits (μPD750108)		
		RAM	512	× 4 bits		
General-puregister	ırpose			nen operating in 4 bits: $8 \times 4$ banks nen operating in 8 bits: $4 \times 4$ banks		
I/O port	CMOS	input	8	Can incorporate 7 pull-up resistors that are specified with the software.		
	CMOS	I/O	18	Can directly drive the LED.  Can incorporate 18 pull-up resistors that are specified with the software.		
	N-ch o		8	Can directly drive the LED. Can withstand 13 V. Can incorporate pull-up resistors that are specified with the mask option.		
	Total		34	<u> </u>		
Timer			4 channels  • 8-bit timer/event counter: 1 channel  • 8-bit timer counter: 1 channel  • Basic interval timer/watchdog timer: 1 channel  • lock timer: 1 channel			
Serial inter	rface		• Tw	<ul> <li>Three-wire serial I/O mode switchable between the start LSB and the start MSB</li> <li>Two-wire serial I/O mode</li> <li>SBI mode</li> </ul>		
Bit sequent	ial buffer	(BSB)	16 b	its		
Clock outp	out (PCL)			125, 62.5, or 15.6 kHz (when the main system clock operates at 1.0 MHz) 250, 125, or 31.3 kHz (when the main system clock operates at 2.0 MHz)		
Buzzer out	tput (BU2	Z)	• 0.4	4, or 32 kHz (when the subsystem clock operates at 32.768 kHz) 488, 0.977, or 7.813 kHz (when the main system clock operates at 1.0 MHz) 977, 1.953, or 15.625 kHz (when the main system clock operates at 2.0 MHz)		
Vectored in	nterrupt			External: 3 Internal: 4		
Test input			External: 1 Internal: 1			
System clock oscillator		ator	RC oscillator for main system clock (with external resistor and capacitor)     Crystal oscillator for subsystem clock			
Standby			STO	P/HALT mode		
Operating ambient temperature range			T <sub>A</sub> =	-40 to +85 °C		
Supply vol	tage		V <sub>DD</sub> =	= 1.8 to 5.5 V		
Package		42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)				

# CONTENTS


1.	PIN CONFIGURATION (TOP VIEW)	6
2.	BLOCK DIAGRAM	8
3.	PIN FUNCTIONS	9 10 11 13
4.	Mk I MODE/Mk II MODE SWITCH FUNCTION	14 14 15
5.	MEMORY CONFIGURATION	16
6.	PERIPHERAL HARDWARE FUNCTIONS  6.1 Digital I/O Ports  6.2 Clock Generator  6.3 Control Functions of Subsystem Clock Oscillator  6.4 Clock Output Circuit  6.5 Basic Interval Timer/Watchdog Timer  6.6 Clock Timer  6.7 Timer/Event Counter  6.8 Serial Interface  6.9 Bit Sequential Buffer	21 21 23 24 25 26 27 30 32
7.	INTERRUPT FUNCTIONS AND TEST FUNCTIONS	33
8.	STANDBY FUNCTION	35
9.	RESET FUNCTION	36
10.	MASK OPTION	39
11.	INSTRUCTION SET	40
12.	ELECTRICAL CHARACTERISTICS	53
13.	CHARACTERISTIC CURVE (REFERENCE VALUES)	65

14. EXAMPLES OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES)	66
15. PACKAGE DRAWINGS	68
16. RECOMMENDED SOLDERING CONDITIONS	70
APPENDIX A FUNCTIONS OF THE $\mu$ PD750008, $\mu$ PD750108, AND $\mu$ PD75P0116	71
APPENDIX B DEVELOPMENT TOOLS	73
APPENDIX C RELATED DOCUMENTS	77

## 1. PIN CONFIGURATION (TOP VIEW)

• 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)


```
\muPD750104CU-xxx, \muPD750104CU(A)-xxx \muPD750106CU-xxx, \muPD750108CU(A)-xxx \muPD750108CU(A)-xxx
```



IC: Internally connected (Connect directly to VDD.)

#### • 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)

 $\mu$ PD750104GB-xxx-3BS-MTX,  $\mu$ PD750104GB(A)-xxx-3BS-MTX  $\mu$ PD750106GB-xxx-3BS-MTX,  $\mu$ PD750108GB-xxx-3BS-MTX,  $\mu$ PD750108GB(A)-xxx-3BS-MTX



IC: Internally connected (Connect directly to VDD.)

# PIN NAMES

BUZ : Buzzer Clock P70-P73 : Port 7 CL1, CL2 : Main System Clock (RC) P80, P81 : Port 8

IC : Internally Connected PCL : Programmable Clock

INT0, 1, 4 : External Vectored Interrupt 0, 1, 4 PTO0, PTO1 : Programmable Timer Output 0, 1

INT2 : External Test Input 2 RESET : Reset


KR0-KR7 : Key Return 0-7 SB0, SB1 Serial Bus 0, 1 SCK Serial Clock NC No connection : Port 0 SI Serial Input P00-P03 P10-P13 SO Serial Output : Port 1 TI0 Timer Input 0 P20-P23 : Port 2

P30-P33 : Port 3 VDD : Positive Power Supply

P50-P53 : Port 5 XT1, XT2 : Subsystem Clock (Crystal)

P60-P63 : Port 6

#### 2. BLOCK DIAGRAM



Note The ROM capacity depends on the product.

#### 3. PIN FUNCTIONS

#### 3.1 Port Pins

Pin name	Input/ output	Shared pin	Function	8-bit I/O	When reset	I/O circuit type <sup>Note</sup> 1
P00	Input	INT4	4-bit input port (PORT0).	×	Input	B
P01	I/O	SCK	For P01 - P03, built-in pull-up resistors			F-A
P02	I/O	SO/SB0	can be connected by software in units of 3 bits.			F-B
P03	I/O	SI/SB1				M-C
P10	Input	INT0	4-bit input port (PORT1).	×	Input	B-C
P11		INT1	Built-in pull-up resistors can be			
P12		INT2	connected by software in units of 4 bits.  A noise eliminator can be selected only			
P13		TIO	when the P10/INT0 pin is used.			
P20	I/O	PTO0	4-bit I/O port (PORT2).	×	Input	E-B
P21		PTO1	Built-in pull-up resistors can be			
P22		PCL	connected by software in units of 4 bits.			
P23		BUZ				
P30 - P33	I/O	-	Programmable 4-bit I/O port (PORT3). I/O can be specified bit by bit. Built-in pull-up resistors can be connected by software in units of 4 bits.	×	Input	E-B
P40 - P43Note 2	I/O	-	N-ch open-drain 4-bit I/O port (PORT4). A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 13 V in open-drain mode.	0	High level (when pull-up resistors are provided) or high impedance	M-D
P50 - P53 <sup>Note 2</sup>	I/O	-	N-ch open-drain 4-bit I/O port (PORT5). A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 13 V in open-drain mode.		High level (when pull-up resistors are provided) or high impedance	M-D
P60	I/O	KR0	Programmable 4-bit I/O port (PORT6).	0	Input	F-A
P61		KR1	I/O can be specified bit by bit. Built-in			
P62	_	KR2	pull-up resistors can be connected by software in units of 4 bits.			
P63		KR3	gortware in arms of 4 bits.			
P70	I/O	KR4	4-bit I/O port (PORT7).		Input	F-A
P71		KR5	Built-in pull-up resistors can be			
P72	1	KR6	connected by software in units of 4 bits.			
P73	1	KR7	1			
P80	I/O	-	2-bit I/O port (PORT8).	×	Input	E-B
P81		-	Built-in pull-up resistors can be connected by software in units of 2 bits.			

**Notes 1.** The circle ( ) indicates the Schmitt trigger input.

2. When pull-up resistors that can be specified with the mask option are not incorporated (when pins are used as N-ch open-drain input ports), the input leak low current increases when an input instruction or bit operation instruction is executed.



#### 3.2 Non-Port Pins


Pin name	Input/ output	Shared pin	Function		When reset	I/O circuit type <sup>Note</sup> 1
TIO	Input	P13	Inputs external event pulse to the timer/event counter		Input	B-C
PTO0	Output	P20	Timer/event counter output		Input	E-B
PTO1		P21	Timer counter output			
PCL		P22	Clock output			
BUZ		P23	Arbitrary frequency output (for buzzer output system clock trimming)	or		
SCK	I/O	P01	Serial clock I/O		Input	F-A
SO/SB0		P02	Serial data output Serial data bus I/O			F-B
SI/SB1		P03	Serial data input Serial data bus I/O			M-C
INT4	Input	P00	Edge detection vectored interrupt input (both rising and falling edges are detected)			B
INT0	Input	P10	Edge detection vectored interrupt input (detection edge selectable). A noise eliminator	Note 2	Input	B-C
INT1		P11	can be selected when INT0/P10 is used.	,		
INT2	Input	P12	Rising edge detection testable input	Note 3		
KR0 - KR3	Input	P60 - P63	Falling edge detection testable input		Input	F-A
KR4 - KR7	Input	P70 - P73	Falling edge detection testable input		Input	F-A
CL1	-	-	Pin for connecting a resistor (R) or capacitor for main system clock oscillation. An external	` ′	-	-
CL2	-		clock cannot be input.			
XT1	Input	-	Crystal connection pin for subsystem clock generation. When external clock signal is used, it		-	-
XT2	-		is applied to XT1, and it reverse phase signal is applied to XT2.  XT1 can be used as a 1-bit input (test).			
RESET	Input	-	System reset input (active low)		-	B
IC	-	-	Internally connected. (To be connected directly to VDD)		-	-
V <sub>DD</sub>	-		Positive power supply		-	-
Vss	-	-	Ground potential		-	-


**Notes 1.** The circle ( ) indicates the Schmitt trigger input.

- 2. With a noise eliminator/asynchronously selectable
- 3. Asynchronous

#### 3.3 Pin Input/Output Circuits

The input/output circuit of each  $\mu$ PD750108 pin is shown below in a simplified manner.





#### 3.4 Connection of Unused Pins

Table 3-1. Connection of Unused Pins

Pin name	Recommended connection
P00/INT4	To be connected to Vss or VDD
P01/SCK	To be connected to Vss or Vpb through a
P02/SO/SB0	separate resistor
P03/SI/SB1	To be connected to Vss
P10/INT0 - P12/INT2	To be connected to Vss or Vpd
P13/TI0	
P20/PTO0	Input state : To be connected to Vss or VDD
P21/PTO1	through a separate resistor
P22/PCL	Output state : To be left open
P23/BUZ	
P30 - P33	
P40 - P43	Input state : To be connected to Vss
	Output state: To be connected to Vss
P50 - P53	(Do not connect to a pull-up resistor specified with a mask option.)
P60/KR0 - P63/KR3	Input state : To be connected to Vss or VDD
P70/KR4 - P73/KR7	through a separate resistor
P80, P81	Output state : To be left open
XT1Note	To be connected to Vss or VDD
XT2Note	To be left open
IC	To be connected directly to VDD

**Note** When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-in feedback resistor).



#### 4. Mk I MODE/Mk II MODE SWITCH FUNCTION

#### 4.1 Differences between Mk I Mode and Mk II Mode

The CPU of the  $\mu$ PD750108 has two modes (Mk I mode and Mk II mode) and which mode is used is selectable. Bit 3 of the stack bank selection register (SBS) determines the mode.

• Mk I mode: This mode has the upward compatibility with the 75X series.

It can be used in the 75XL CPUs having a ROM of up to 16 KB.

• Mk II mode: This mode is not compatible with the 75X series.

It can be used in all 75XL CPUs, including those having a ROM of 16 KB or more.

Table 4-1 shows the differences between Mk I mode and Mk II mode.

Table 4-1. Differences between Mk I Mode and Mk II Mode

	Mk I mode	Mk II mode
Number of stack bytes in a subroutine instruction	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	None	Available
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

Caution Mk II mode can be used to support a program area larger than 16K bytes in the 75X series or 75XL series. This mode enhances a software compatibility with products whose program area is larger than 16K bytes. If Mk II mode is selected, when the subroutine call instruction is executed, the number of stack bytes (use area) will be increased by one byte for each stack, compared to Mk I mode. When a CALL !addr or CALLF !faddr instruction is executed, it takes one more machine cycle. Therefore, Mk I mode should be used for applications for which RAM efficiency or processing capabilities is more critical than a software compatibility.


#### 4.2 Setting of the Stack Bank Selection Register (SBS)

The Mk I mode and Mk II mode are switched by stack bank selection register. Figure 4-1 shows the register configuration.

The stack bank selection register is set with a 4-bit memory operation instruction. To use the CPU in Mk I mode, initialize the register to  $100 \times B^{\text{Note}}$  at the beginning of the program. To use the CPU in Mk II mode, initialize it to  $000 \times B^{\text{Note}}$ .

**Note** Specify the desired value in  $\times$ .

Figure 4-1. Stack Bank Selection Register Format



Caution The CPU operates in Mk I mode after the RESET signal is issued, because bit 3 of SBS is set to
1. Set bit 3 of SBS to 0 (Mk II mode) to use the CPU in Mk II mode.

#### 5. MEMORY CONFIGURATION

• Program memory (ROM) : 4,096  $\times$  8 bits (0000H-0FFFH):  $\mu$ PD750104

6,144  $\times$  8 bits (0000H-17FFH):  $\mu$ PD750106 8,192  $\times$  8 bits (0000H-1FFFH):  $\mu$ PD750108

• 0000H to 0001H

Vector address table for holding the RBE and MBE values and program start address when a RESET signal is issued (allowing a reset start at an arbitrary address)

• 0002H to 000DH

Vector address table for holding the RBE and MBE values and program start address for each vectored interrupt (allowing interrupt processing to be started at an arbitrary address)

• 0020H to 007FH

Table area referenced by the GETI instruction Note

**Note** The GETI instruction requires only one byte to represent an arbitrary two-byte or three-byte instruction or two one-byte instructions, reducing the number of program bytes.

#### • Data memory (RAM)

• Data area :  $512 \times 4$  bits (000H to 1FFH) • Peripheral hardware area:  $128 \times 4$  bits (F80H to FFFH)




Figure 5-1. Program Memory Map (in  $\mu$ PD750104)

Note Can be used only in the Mk II mode.

**Remark** In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.




Figure 5-2. Program Memory Map (in  $\mu$ PD750106)

Note Can be used only in the Mk II mode.

**Remark** In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.




Figure 5-3. Program Memory Map (in  $\mu$ PD750108)

**Note** Can be used only in the Mk II mode.

**Remark** In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.




Figure 5-4. Data Memory Map

Note Memory bank 0 or 1 can be selected as the stack area.

#### 6. PERIPHERAL HARDWARE FUNCTIONS

#### 6.1 Digital I/O Ports

The  $\mu$ PD750108 has the following three types of I/O port:

- 8 CMOS input pins (PORT0 and PORT1)
- 18 CMOS I/O pins (PORT2, PORT3, and PORT6 to PORT8)
- 8 N-ch open-drain I/O pins (PORT4 and PORT5)

Total: 34 pins

Table 6-1. Digital Ports and Their Features

Port name	Function	Operation and featu	re	Remarks
PORT0	4-bit input		When the serial interface function is used, dual-function pins function as output pins in some operation modes.	
PORT1		4-bit input port		Also used as INT0, INTI, INT2 or TI0.
PORT2	4-bit I/O	Allows input or output mode setting in units of 4 bits.		Also used as PTO0, PTO1, PCL, or BUZ.
PORT3		Allows input or output mode setting in units of 1 bit.		-
PORT4	4-bit I/O (N-ch open-drain can	Allows input or output mode setting in units of 4 bits. Whether to use pull-up paired, allowing data		
PORT5	withstand 13 V)	resistors can be specified bit by bit with the mask option.	I/O in units of 8 bits.	
PORT6	4-bit I/O	Allows input or output mode setting in units of 1 bit.	Ports 6 and 7 can be paired, allowing data	Also used as one of KR0 to KR3.
PORT7		Allows input or output mode setting in units of 4 bits.	I/O in units of 8 bits.	Also used as one of KR4 to KR7.
PORT8	2-bit I/O	Allows input or output mode setting in units of 2 bits.		

#### 6.2 Clock Generator

The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Figure 6-1 shows the configuration of the clock generator.

Operation of the clock generator is specified by the processor clock control register (PCC) and system clock control register (SCC).

The main system clock and subsystem clock are used.

The instruction execution time can be made variable.

- 4, 8, 16, or 64  $\mu$ s (when the main system clock is at 1.0 MHz)
- 2, 4, 8, or 32  $\mu$ s (when the main system clock is at 2.0 MHz)
- 122  $\mu$ s (when the subsystem clock is at 32.768 kHz)




Figure 6-1. Clock Generator Block Diagram

Note Instruction execution

Remarks 1. fcc = Main system clock frequency

- **2.** fxT = Subsystem clock frequency
- 3.  $\Phi = CPU clock$
- 4. PCC: Processor clock control register
- 5. SCC: System clock control register
- **6.** One clock cycle (tc $_{}$ ) of the CPU clock ( $_{}$ ) is equal to one machine cycle of an instruction.

#### 6.3 Control Functions of Subsystem Clock Oscillator

The subsystem clock oscillator of the  $\mu$ PD750108 has two control functions to decrease the supply current.

- The function to select with the software whether to use the built-in feedback resistor Note
- The function to suppress the supply current by reducing the drive current of the built-in inverter when the supply voltage is high (VDD ≥ 2.7 V)

**Note** When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-in feedback resistor), connect XT1 to Vss or Vdd, and open XT2. This makes it possible to reduce the supply current required by the subsystem clock oscillator.

Each function can be used by switching bits 0 and 1 in the sub-oscillator control register (SOS). (See **Figure 6-2**.)





Figure 6-2. Subsystem Clock Oscillator

#### 6.4 Clock Output Circuit

The clock output circuit outputs a clock pulse from the P22/PCL pin. This clock pulse is used for remote control waveform output, peripheral LSIs, etc.

• Clock output (PCL):  $\Phi$ , 125, 62.5, or 15.6 kHz (at 1.0 MHz)  $\Phi$ , 250, 125, or 31.3 kHz (at 2.0 MHz)

Figure 6-3. Clock Output Circuit Configuration




Remark Measures are taken to prevent outputting a narrow pulse when selecting clock output enable/disable.

#### 6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has these functions:

- · Interval timer operation which generates a reference timer interrupt
- · Operation as a watchdog timer for detecting program crashes and resetting the CPU
- · Selection of wait time for releasing the standby mode and counting the wait time
- · Reading out the count value

Figure 6-4. Block Diagram of the Basic Interval Timer/Watchdog Timer



Note Instruction execution

#### 6.6 Clock Timer

The  $\mu$ PD750108 contains one channel for a clock timer. The clock timer provides the following functions:

- Sets the test flag (IRQW) with a 0.5 sec interval (when WM0 = 1).
- The standby mode can be released by IRQW.
- The 0.5 second interval can be generated from the subsystem clock (32.768 kHz).
- The time interval can be made 128 times faster by selecting the fast mode. This is convenient for program debugging, testing, etc.
- Any of the frequencies (fw/2<sup>4</sup>, fw/2<sup>3</sup>, or fw can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The clock can be started from zero seconds by clearing the frequency divider.




Figure 6-5. Clock Timer Block Diagram

**Note** When a frequency-divided main system clock is used, 32.768 kHz cannot be selected as the source clock frequency.

Remark The values in parentheses in the figure above are for fcc = 1.0 MHz, fxt = 32.768 kHz.

#### 6.7 Timer/Event Counter


The  $\mu$ PD750108 contains one channel for a timer/event counter and one channel for a timer counter. Figures 6-6 and 6-7 show their configurations.

The timer/event counter provides the following functions:

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTOn pin (n = 0, 1)
- Event counter operation (channel 0 only)
- Divides the TI0 pin input by N and outputs to the PTO0 pin (frequency divider operation) (channel 0 only)
- Supplies serial shift clock to the serial interface circuit (channel 0 only)
- · Count read function

NEC

Figure 6-6. Timer/Event Counter Block Diagram



Note Instruction execution




Figure 6-7. Timer Counter Block Diagram

Note Instruction execution

#### 6.8 Serial Interface

 $\mu$ PD750108 has an 8-bit synchronous serial interface. The serial interface has the following four types of mode.

- Operation stop mode
- Three-wire serial I/O mode
- Two-wire serial I/O mode
- SBI mode

Internal bus Bit Bit manipulation 8 Bit test 8 **CSIM** Slave address register (SVA) (8) SBIC Coincidence RELT signal Address comparator CMDT P03/SI/SB1 SO latch SET CLR Selec-Shift register (SIO) tor (8) ACKT ACKE BSYE P02/SO/SB0 Busy/ Selecacknowledge tor output circuit RELD Bus release/ CMDD command/ ACKD acknowledge detection circuit INTCSI P01/SCK INTCSI (IRQCSI set signal) Serial clock control circuit counter fcc/2<sup>3</sup> P01 fcc/24 output latch Serial clock Serial clock ·fcc/2<sup>6</sup> control circuit selector TOUT0 (from timer/event counter) External SCK

Figure 6-8. Serial Interface Block Diagram

#### 6.9 Bit Sequential Buffer: 16 Bits

The bit sequential buffer (BSB) is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially updated by bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.




Figure 6-9. Bit Sequential Buffer Format

 $\textbf{Remarks 1.} \ \ \textbf{In pmem.} \\ \textbf{@L addressing, bit specification is shifted according to the L register.}$ 

2. In pmem. @L addressing, the bit sequential buffer can be manipulated at any time regardless of MBE/MBS specification.

#### 7. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

The  $\mu$ PD750108 has seven interrupt sources and two test sources. One test source, INT2, has two types of edge detection testable input pins.

The interrupt control circuit of the  $\mu$ PD750108 has the following functions.

#### (1) Interrupt functions


- Hardware controlled vectored interrupt function which can control whether or not to accept an interrupt using the interrupt flag (IExxx) and interrupt master enable flag (IME).
- · The interrupt start address can be set arbitrarily.
- · Multiple interrupt function which can specify the priority by the interrupt priority specification register (IPS)
- Test function of an interrupt request flag (IRQxxx)
   (The software can confirm that an interrupt occurred.)
- · Release of the standby mode (Interrupts released by an interrupt enable flag can be selected.)

#### (2) Test functions

- Whether test request flags (IRQxxx) are issued can be checked with software.
- Release of the standby mode (A test source to be released can be selected with test enable flags.)

NEC.

Figure 7-1. Interrupt Control Circuit Block Diagram



Note Noise eliminator (Standby release is not possible when the noise eliminator is selected.)

#### 8. STANDBY FUNCTION

The  $\mu$ PD750108 has two different standby modes (STOP mode and HALT mode) to reduce power dissipation while waiting for program execution.

Table 8-1. Standby Mode Statuses

Item	Mode	STOP mode	HALT mode
Instruction for setting		STOP instruction	HALT instruction
System clock for setting		Can be set only when operating on the main system clock.	Can be set either with the main system clock or the subsystem clock.
Opera- tion	Clock oscillator	The main system clock stops its operation.	Only the CPU clock $\Phi$ stops its operation (oscillation continues).
status	Basic interval timer/watchdog timer	Does not operate.	Can operate only at main system clock oscillation.  BT mode : IRQBT is set at the reference interval.  WT mode : A reset signal is generated when the BT overflows.
	Serial interface	Can operate only when the external SCK input is selected for the serial clock.	Can operate only when external SCK input is selected as the serial clock or at main system clock oscillation.
	Timer/event counter	Can operate only when the TI0 pin input is selected for the count clock.	Can operate only when TI0 pin input is specified as the count clock or at main system clock oscillation.
	Timer counter	Does not operate.	Can operate. Note 1
	Clock timer	Can operate when fxt is selected as the count clock.	Can operate.
External interrupt		INT1, INT2, and INT4 can operate. Only INT0 cannot operate.Note 2	
	CPU	Does not operate.	
I I		An interrupt request signal from hardware when enable flag or the generation of a RESET signal.	


**Notes 1.** Operation is possible only when the main system clock operates.

2. Operation is possible only when the noise eliminator is not selected by bit 2 of the edge detection mode register (IM0) (when IM02 = 1).

#### 9. RESET FUNCTION


The  $\mu$ PD750108 is reset with the external reset signal (RESET) or the reset signal received from the basic interval timer/watchdog timer. When either reset signal is input, the internal reset signal is generated. Figure 9-1 shows the configuration of the reset circuit.

Figure 9-1. Configuration of Reset Functions



When the RESET signal is generated, all hardware is initialized as indicated in Table 9-1. Figure 9-2 shows the reset operation timing.

Figure 9-2. Reset Operation by Generation of RESET Signal



**Note** 56/fcc (28  $\mu$ s at 2.0 MHz, 56  $\mu$ s at 1.0 MHz)

Table 9-1. Status of the Hardware after a Reset (1/2)

				<u> </u>	o .: , <del>====</del> : :	
		Hardwar	re	Generation of a RESET signal in a standby mode	Generation of a RESET signal during operation	
Program	counter	(PC)	μPD750104	4 low-order bits at address 0000H in program memory are set in PC bits 11 to 8, and the data at address 0001H are set in PC bits 7 to 0.	4 low-order bits at address 0000H in program memory are set in PC bits 11 to 8, and the data at address 0001H are set in PC bits 7 to 0.	
			μPD750106, 750108	5 low-order bits at address 0000H in program memory are set in PC bits 12 to 8, and the data at address 0001H are set in PC bits 7 to 0.	5 low-order bits at address 0000H in program memory are set in PC bits 12 to 8, and the data at address 0001H are set in PC bits 7 to 0.	
PSW	Carry f	lag (CY)	1	Held	Undefined	
	Skip fla	ags (SK0 to	SK2)	0	0	
	Interru	ot status fla	gs (IST0, IST1)	0	0	
Bank enable flags (MBE, RBE)		(MBE, RBE)	Bit 6 at address 0000H in program memory is set in RBE, and bit 7 is set in MBE.	Bit 6 at address 0000H in program memory is set in RBE, and bit 7 is set in MBE.		
Stack pointer (SP)		Undefined	Undefined			
Stack bank selection register (SBS)		1000B	1000B			
Data memory (RAM)		Held	Undefined			
General-purpose registers (X, A, H, L, D, E, B, C)		Held	Undefined			
Bank sel	ection re	gister (MBS	RBS)	0, 0	0, 0	
Basic in		Counter (E	BT)	Undefined	Undefined	
timer/wat	tchdog	Mode register (BTM)		0	0	
umei		Watchdog timer enable flag (WDTM)		0	0	
Timer/ev	ent	Counter (	Γ0)	0	0	
counter		Modulo re	gister (TMOD0)	FFH	FFH	
		Mode regi	ster (TM0)	0	0	
		TOE0, TO	UT flip-flop	0, 0	0, 0	
Timer co	unter	Counter (	Γ1)	0	0	
		Modulo re	gister (TMOD1)	FFH	FFH	
		Mode regi	ster (TM1)	0	0	
		TOE1, TO	UT flip-flop	0, 0	0, 0	
Clock tim	ner	Mode regi	ster (WM)	0	0	
Serial int	erface	Shift regis	ter (SIO)	Held	Undefined	
		Operation	mode register (CSIM)	0	0	
		SBI contro	ol register (SBIC)	0	0	
		Slave add	ress register (SVA)	Held	Undefined	

Table 9-1. Status of the Hardware after a Reset (2/2)

	Hardware	Generation of a RESET signal in a standby mode	Generation of a RESET signal during operation
Clock generator,	Processor clock control register (PCC)	0	0
clock output cir-	System clock control register (SCC)	0	0
cuit	Clock output mode register (CLOM)	0	0
Sub-oscillator control register (SOS)		0	0
Interrupt	Interrupt request flag (IRQxxx)	Reset (0)	Reset (0)
	Interrupt enable flag (IExxx)	0	0
	Priority selection register (IPS)	0	0
	INT0, INT1, and INT2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0
Digital ports	Output buffer	Off	Off
	Output latch	Clear (0)	Clear (0)
	I/O mode registers (PMGA, PMGB, PMGC)	0	0
	Pull-up resistor specification registers (POGA, POGB)	0	0
Bit sequential bu	uffers (BSB0 to BSB3)	Held	Undefined

#### 10. MASK OPTION

The  $\mu$ PD750108 has the following mask options:

- Mask option of P40 to P43 and P50 to P53
   Can specify whether to incorporate the pull-up resistor.
  - 1 The pull-up resistor is incorporated bit by bit.
  - 2 The pull-up resistor is not incorporated.
- Mask option of standby function

Can specify the wait time when STOP mode was released by an interrupt.

- 1 29/fcc (256  $\mu$ s at 2.0 MHz, 512  $\mu$ s at 1.0 MHz)
- 2 No wait
- · Mask option of subsystem clock

Can specify whether to enable the built-in feedback resistor.

- 1 The built-in feedback resistor is enabled (it is turned on or off by software).
- 2 The built-in feedback resistor is disabled (it is cut by hardware).

#### 11. INSTRUCTION SET

#### (1) Operand identifier and its descriptive method

The operands are described in the operand column of each instruction according to the descriptive method for the operand format of the appropriate instructions. (For details, refer to the **RA75X Assembler Package User's Manual: Language** (EEU-1363).) For descriptions in which alternatives exist, one element should be selected. Capital letters and plus and minus signs are keywords; therefore, they should be described as they are. For immediate data, the appropriate numerical values or labels should be described.

The symbols of register flags can be used as a label instead of mem, fmem, pmem, and bit. (For details, refer to the  $\mu$ PD750108 User's Manual (U11330E).) However, there are some restrictions on usable labels for fmem and pmem.

Representation format	Description
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL-, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or labelNote 2-bit immediate data or label
fmem pmem	FB0H - FBFH, FF0H - FFFH immediate data or label FC0H - FFFH immediate data or label
addr	0000H - 0FFFH immediate data or label (μPD750104) 0000H - 17FFH immediate data or label (μPD750106) 0000H - 1FFFH immediate data or label (μPD750108)
addr1(for Mk II mode only)	0000H - 0FFFH immediate data or label (μPD750104) 0000H - 17FFH immediate data or label (μPD750106) 0000H - 1FFFH immediate data or label (μPD750108)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H - 7FH immediate data (however, bit 0 = 0) or label
PORTn IExxx RBn MBn	PORT0 - PORT8 IEBT, IET0, IET1, IE0 - IE2, IE4, IECSI, IEW RB0 - RB3 MB0, MB1, MB15

Note Only even address can be specified for 8-bit data processing.

#### (2) Symbol definitions in operation description

A : A register; 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : Register pair (XA); 8-bit accumulator

BC : Register pair (BC)
DE : Register pair (DE)
HL : Register pair (HL)

XA' : Extended register pair (XA')
BC' : Extended register pair (BC')
DE' : Extended register pair (DE')
HL' : Extended register pair (HL')

PC : Program counter SP : Stack pointer

CY : Carry flag; Bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag

PORTn : Port n (n = 0 to 8)

IME : Interrupt master enable flag

IPS : Interrupt priority specification register

IExxx : Interrupt enable flag

RBS : Register bank selection register
MBS : Memory bank selection register
PCC : Processor clock control register

. : Address bit delimiter  $(\times\times)$  : Contents addressed by  $\times\times$ 

××H : Hexadecimal data

#### (3) Symbols used for the addressing area column

* 1	MB = MBE • MBS (MBS = 0, 1, 15)	<b>^</b>
* 2	MB = 0	
* 3	MBE = 0: MB = 0 (000H - 07FH), MB = 15 (F80H - FFFH)	Data memory
	MBE = 1: MB = MBS (MBS = 0, 1, 15)	addressing
* 4	MB = 15, fmem = FB0H - FBFH, FF0H - FFFH	
* 5	MB = 15, pmem = FC0H - FFFH	
* 6	addr = 0000H - 0FFFH (μPD750104), 0000H - 17FFH (μPD750106)	<b>†</b>
	0000H - 1FFFH (μPD750108)	
* 7	addr, addr1 = (Current PC) - 15 to (Current PC) - 1	
	(Current PC) + 2 to (Current PC) + 16	
* 8	caddr = 0000H - 0FFFH (μPD750104)	
	0000H - 0FFFH (PC <sub>12</sub> = 0: μPD750106, 750108)	
	1000H - 17FFH (PC <sub>12</sub> = 1: μPD750106)	Program memory addressing
	1000H - 1FFFH (PC <sub>12</sub> = 1: μPD750108)	
* 9	faddr = 0000H - 07FFH	
* 10	taddr = 0020H - 007FH	
* 11	Mk II mode only	
	addr1 = 0000H - 0FFFH (μPD750104)	
	0000H - 17FFH (μPD750106)	
	0000H - 1FFFH (μPD750108)	<b></b>

Remarks 1. MB indicates the memory bank that can be accessed.

- 2. For \*2, MB = 0 regardless of MBE and MBS settings.
- 3. For \*4 and \*5, MB = 15 regardless of MBE and MBS settings.
- 4. For \*6 to \*11, each addressable area is indicated.

#### (4) Description of machine cycle column

S indicates the number of machine cycles necessary for skipping any skip instruction. The value of S changes as follows:

When no skip is performed : S = 0
 When a 1-byte or 2-byte instruction is skipped : S = 1
 When a 3-byte instruction Note is skipped : S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr, and CALLA !addr1 instructions.

### Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle (= tcy) of the CPU clock ( $\Phi$ ), and four types of times are available for selection according to the PCC setting.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address-ing area	Skip condition
Transfer	MOV	A, #n4	1	1	A ← n4		String A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String A
		HL, #n8	2	2	HL ← n8		String B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$ , then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftarrow (HL)$ , then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	$(mem) \leftarrow A$	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp'	2	2	$XA \leftarrow rp'$		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	A $\leftrightarrow$ (HL), then L $\leftarrow$ L + 1	*1	L = 0
		A, @HL-	1	2 + S	A $\leftrightarrow$ (HL), then L $\leftarrow$ L - 1	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		
Table	MOVT	XA, @PCDE	1	3	• μPD750104		
reference					XA ← (PC <sub>11-8</sub> + DE) ROM		
					• μ <b>PD750106, 750108</b> XA ← (PC <sub>12-8</sub> + DE) ROM		
		XA, @PCXA	1	3	• μPD750104		
					XA ← (PC <sub>11-8</sub> + XA) ROM		
					• μPD750106, 750108		
					XA ← (PC <sub>12-8</sub> + XA) ROM		
		XA, @BCDE	1	3	XA ← (BCDE) ROM <sup>Note</sup>	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}^{Note}$	*6	

**Note** Set register B to 0 in the  $\mu$ PD750104. Only the LSB is valid in register B in the  $\mu$ PD750106 and  $\mu$ PD750108.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H + mem₃-o.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) ← CY	*4	
		pmem.@L, CY	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	(H + mem₃-o.bit) ← CY	*1	
Arithme-	ADDS	A, #n4	1	1 + S	A ← A + n4		carry
tic		XA, #n8	2	2 + S	XA ← XA + n8		carry
		A, @HL	1	1 + S	A ← A + (HL)	*1	carry
		XA, rp'	2	2 + S	XA ← XA + rp'		carry
		rp'1, XA	2	2 + S	rp'1 ← rp'1 + XA		carry
	ADDC	A, @HL	1	1	$A,CY\leftarrowA+(HL)+CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA + rp' + CY$		
		rp'1, XA	2	2	rp'1, CY ← rp'1 + XA + CY		
	SUBS	A, @HL	1	1 + S	A ← A - (HL)	*1	borrow
		XA, rp'	2	2 + S	XA ← XA - rp'		borrow
		rp'1, XA	2	2 + S	rp'1 ← rp'1 - XA		borrow
	SUBC	A, @HL	1	1	$A,CY\leftarrowA\text{-}(HL)\text{-}CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA - rp' - CY$		
		rp'1, XA	2	2	rp'1, CY ← rp'1 - XA - CY		
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∧ XA		
	OR	A, #n4	2	2	$A \leftarrow A \lor n4$		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \lor rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∨ XA		
	XOR	A, #n4	2	2	A ← A <del>∀</del> n4		
		A, @HL	1	1	$A \leftarrow A \forall (HL)$	*1	
		XA, rp'	2	2	XA ← XA <del>∀</del> rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 <del>∀</del> XA		
Accumulator	RORC	А	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
manipulation	NOT	А	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement		rp1	1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
		@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) ← (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	reg ← reg - 1		reg = FH
		rp'	2	2 + S	rp' ← rp' - 1		rp' = FFH

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Compari-	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
son		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipula-	CLR1	CY	1	1	CY ← 0		
tion	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
bit manipula-		fmem.bit	2	2	(fmem.bit) ← 1	*4	
tion		pmem. @L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem. @L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 0	*1	
	SKT	mem.bit	2	2 + S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem. @L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) = 1$	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem. @L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) = 0$	*5	(pmem.@L) = 0
		@H+mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem. @L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) = 1$ and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 1 and clear	*1	(@H + mem.bit) = 1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem. @L	2	2	$CY \leftarrow CY \land (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∧ (H + mem <sub>3-0</sub> .bit)	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem. @L	2	2	$CY \leftarrow CY \lor (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \lor (H + mem_{3-0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY ∀ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \ \forall \ (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∀ (H + mem <sub>3-0</sub> .bit)	*1	

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Branch	BRNote	addr	-	-	<ul> <li>μPD750104 PC 11-0 ← addr  The assembler selects the most adequate instruction from BR !addr, BRCB !caddr, or BR \$addr.  μPD750106, 750108 PC 12-0 ← addr  The assembler selects the most adequate instruction from BR !addr, BRCB !caddr, or BR \$addr.</li> </ul>	*6	
		addr1	-	-	<ul> <li>μPD750104 PC11-0 ← addr1 The assembler selects the most adequate instruction from instructions below.</li> <li>BR !addr</li> <li>BRA !addr1</li> <li>BRCB !caddr</li> <li>BR \$addr1</li> <li>μPD750106, 750108 PC12-0 ← addr1 The assembler selects the most adequate instruction from instructions below.</li> <li>BR !addr1</li> <li>BRA !addr1</li> <li>BRA !addr1</li> <li>BRA !addr1</li> <li>BRA !addr1</li> <li>BRCB !caddr</li> <li>BR \$addr1</li> </ul>	*11	
		!addr \$addr	3	3	• $\mu$ PD750104  PC <sub>11-0</sub> $\leftarrow$ addr  • $\mu$ PD750106, 750108  PC <sub>12-0</sub> $\leftarrow$ addr	*6	
			1	2	<ul> <li>μPD750104         PC<sub>11-0</sub> ← addr         μPD750106, 750108         PC<sub>12-0</sub> ← addr     </li> </ul>	*7	
		\$addr1	1	2	• $\mu$ PD750104 PC <sub>11-0</sub> $\leftarrow$ addr1 • $\mu$ PD750106, 750108 PC <sub>12-0</sub> $\leftarrow$ addr1		

Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Branch	BR	PCDE	2	3	• μPD750104		
					PC <sub>11-0</sub> ← PC <sub>11-8</sub> + DE		
					• μPD750106, 750108		
					PC <sub>12-0</sub> ← PC <sub>12-8</sub> + DE		
		PCXA	2	3	• μPD750104		
					PC <sub>11-0</sub> ← PC <sub>11-8</sub> + XA		
					• μPD750106, 750108		
					PC <sub>12-0</sub> ← PC <sub>12-8</sub> + XA		
		BCDE	2	3	• μPD750104	*6	
					$PC_{11-0} \leftarrow BCDENote 1$		
					• μPD750106, 750108	1	
					PC <sub>12-0</sub> ← BCDENote 2		
		BCXA	2	3	• μPD750104	*6	
					PC <sub>11-0</sub> ← BCXANote 1		
					• μPD750106, 750108		
					$PC_{12-0} \leftarrow BCXA$ Note 2		
	BRA <sup>Note 3</sup>	!addr1	3	3	• μPD750104	*11	
					PC <sub>11-0</sub> ← addr1		
					• μPD750106, 750108		
					PC <sub>12-0</sub> ← addr1		
	BRCB	!caddr	2	2	• μPD750104	*8	
					PC <sub>11-0</sub> ← caddr <sub>11-0</sub>		
					• μPD750106, 750108		
					PC <sub>12-0</sub> ← PC <sub>12</sub> + caddr <sub>11-0</sub>		
Subrou-	CALLANote 3	!addr1	3	3	• μ <b>PD750104</b>	*11	
tine stack control					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					(SP - 6) (SP - 3) (SP - 4) $\leftarrow$ PC <sub>11-0</sub>		
					$(SP - 5) \leftarrow 0, 0, 0, 0$		
					$PC_{11-0} \leftarrow addr1, SP \leftarrow SP - 6$		
					• μPD750106, 750108		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					$(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$		
					$(SP - 5) \leftarrow 0, 0, 0, PC_{12}$		
					$PC_{12-0} \leftarrow addr1, SP \leftarrow SP - 6$		

Notes 1. Set register B to 0.

- 2. Only the LSB is valid in register B.
- **3.** The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address-ing area	Skip condition
Subroutine stack control	CALLNote	!addr	3	4	• $\mu$ PD750104 (SP - 3) $\leftarrow$ MBE, RBE, 0, 0 (SP - 4) (SP - 1) (SP - 2) $\leftarrow$ PC <sub>11-0</sub> PC <sub>11-0</sub> $\leftarrow$ addr, SP $\leftarrow$ SP - 4 • $\mu$ PD750106, 750108 (SP - 3) $\leftarrow$ MBE, RBE, 0, PC <sub>12</sub> (SP - 4) (SP - 1) (SP - 2) $\leftarrow$ PC <sub>11-0</sub> PC <sub>12-0</sub> $\leftarrow$ addr, SP $\leftarrow$ SP - 4 • $\mu$ PD750104 (SP - 2) $\leftarrow$ x, x, MBE, RBE (SP - 6) (SP - 3) (SP - 4) $\leftarrow$ PC <sub>11-0</sub> (SP - 5) $\leftarrow$ 0, 0, 0, 0 PC <sub>11-0</sub> $\leftarrow$ addr, SP $\leftarrow$ SP - 6 • $\mu$ PD750106, 750108 (SP - 2) $\leftarrow$ x, x, MBE, RBE (SP - 6) (SP - 3) (SP - 4) $\leftarrow$ PC <sub>11-0</sub> (SP - 5) $\leftarrow$ 0, 0, 0, PC <sub>12</sub>	*6	
	CALLFNote	!faddr	2	3	PC12-0 ← addr, SP ← SP - 6  • μPD750104  (SP - 3) ← MBE, RBE, 0, 0  (SP - 4) (SP - 1) (SP - 2) ← PC11-0  PC11-0 ← 0 + faddr, SP ← SP - 4  • μPD750106, 750108  (SP - 3) ← MBE, RBE, 0, PC12  (SP - 4) (SP - 1) (SP - 2) ← PC11-0  PC12-0 ← 00 + faddr, SP ← SP - 4  • μPD750104  (SP - 2) ← ×, ×, MBE, RBE  (SP - 6) (SP - 3) (SP - 4) ← PC11-0  (SP - 5) ← 0, 0, 0, 0  PC11-0 ← 0 + faddr, SP ← SP - 6  • μPD750106, 750108  (SP - 2) ← ×, ×, MBE, RBE  (SP - 6) (SP - 3) (SP - 4) ← PC11-0  (SP - 5) ← 0, 0, 0, 0  PC11-0 ← 0 + faddr, SP ← SP - 6	*9	

**Note** The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Subroutine stack control	RETNote		1	3	• $\mu$ PD750104  PC 11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2)  MBE, RBE, 0, 0 $\leftarrow$ (SP + 1), SP $\leftarrow$ SP + 4  • $\mu$ PD750106, 750108  PC 11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2)  MBE, RBE, 0, PC 12 $\leftarrow$ (SP + 1)  SP $\leftarrow$ SP + 4  • $\mu$ PD750104  ×, ×, MBE, RBE $\leftarrow$ (SP + 4)  0, 0, 0, 0 $\leftarrow$ (SP) (SP + 3) (SP + 2)  SP $\leftarrow$ SP + 6  • $\mu$ PD750106, 750108  ×, ×, MBE, RBE $\leftarrow$ (SP + 4)  MBE, 0, 0, PC 12 $\leftarrow$ (SP + 1)  PC 11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2)		
	RETSNote		1	3+S	PC11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2) SP $\leftarrow$ SP + 6 • $\mu$ PD750104 MBE, RBE, 0, 0 $\leftarrow$ (SP + 1) PC11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2) SP $\leftarrow$ SP + 4 then skip unconditionally • $\mu$ PD750106, 750108 MBE, RBE, 0 $\leftarrow$ PC12 $\leftarrow$ (SP + 1) PC11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2) SP $\leftarrow$ SP + 4 then skip unconditionally • $\mu$ PD750104 0, 0, 0, 0 $\leftarrow$ (SP + 1) PC11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2) ×, ×, MBE, RBE $\leftarrow$ (SP + 4) SP $\leftarrow$ SP + 6 then skip unconditionally • $\mu$ PD750106, 750108 0, 0, 0, PC12 $\leftarrow$ (SP + 1) PC11-0 $\leftarrow$ (SP) (SP + 3) (SP + 2) ×, ×, MBE, RBE $\leftarrow$ (SP + 4) SP $\leftarrow$ SP + 4 then skip unconditionally		Uncondition

Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Subrou-	RETINote 1		1	3	• μPD750104		
tine stack control					MBE, RBE, 0, 0 ← (SP + 1)		
					PC <sub>11-0</sub> ← (SP) (SP + 3) (SP + 2)		
					$  PSW \leftarrow (SP + 4) (SP + 5), SP \leftarrow SP + 6$		
					• μPD750106, 750108		
					MBE, RBE, 0, PC₁₂ ← (SP + 1)		
					PC <sub>11-0</sub> ← (SP) (SP + 3) (SP + 2)		
					$PSW \leftarrow (SP + 4) \ (SP + 5), \ SP \leftarrow SP + 6$		
					• μPD750104		
					0, 0, 0, 0 ← (SP + 1)		
					PC <sub>11-0</sub> ← (SP) (SP + 3) (SP + 2)		
					$PSW \leftarrow (SP + 4) \ (SP + 5), \ SP \leftarrow SP + 6$		
					• μPD750106, 750108		
					0, 0, 0, PC₁₂ ← (SP + 1)		
					PC <sub>11-0</sub> ← (SP) (SP + 3) (SP + 2)		
					$  PSW \leftarrow (SP + 4) (SP + 5), SP \leftarrow SP + 6$		
	PUSH	rp	1	1	$(SP - 1)(SP - 2) \leftarrow rp, SP \leftarrow SP - 2$		
		BS	2	2	$(SP - 1) \leftarrow MBS, (SP - 2) \leftarrow RBS,$ $SP \leftarrow SP - 2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1)(SP), SP \leftarrow SP + 2$		
		BS	2	2	$\begin{aligned} MBS \leftarrow (SP + 1),  RBS \leftarrow (SP), \\ SP \leftarrow SP + 2 \end{aligned}$		
Interrupt	EI		2	2	IME (IPS.3) ← 1		
control		IE×××	2	2	IExxx ← 1		
	DI		2	2	IME (IPS.3) ← 0		
		IE×××	2	2	IE××× ← 0		
Input/	NNote 2	A, PORTn	2	2	$A \leftarrow PORTn$ $(n = 0 - 8)$		
output		XA, PORTn	2	2	$XA \leftarrow PORTn+1, PORTn  (n = 4, 6)$		
	OUTNote 2	PORTn, A	2	2	$PORTn \leftarrow A$ $(n = 2 - 8)$		
		PORTn, XA	2	2	PORTn+1,PORTn $\leftarrow$ XA (n = 4, 6)		
CPU	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
control	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		

**Notes 1.** The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

2. When executing the IN/OUT instruction, MBE must be set to 0 or MBE and MBS must be set to 1 and 15, respectively.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Special	SEL	RBn	2	2	RBS ← n (n = 0 - 3)		
		MBn	2	2	MBS ← n (n = 0, 1, 15)		
	GETI <sup>Notes 1, 2</sup>	taddr	1	3	• μPD750104	*10	
					When the TBR instruction is used		
					$PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr + 1)$		
					When the TCALL instruction is used		
					$(SP - 4) (SP - 1) (SP - 2) \leftarrow PC_{11-0}$		
					$(SP - 3) \leftarrow MBE, RBE, 0, 0$		
					PC <sub>11-0</sub> ← (taddr) <sub>3-0</sub> + (taddr + 1)		
					SP ← SP - 4		
					When an instruction other than the	•	Depends
					TBR and TCALL instructions is used		on the
					Execution of (taddr)(taddr + 1) instruction		referenced instruction.
					• μPD750106, 750108		
					When the TBR instruction is used		
					$PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$		
					When the TCALL instruction is used		
					(SP - 4) (SP - 1) (SP - 2) $\leftarrow$ PC <sub>11-0</sub>		
					$(SP - 3) \leftarrow MBE, RBE, 0, PC12$		
					$PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$		
					SP ← SP - 4		
					When an instruction other than the TBR and TCALL instructions is used	•	Depends on the
					Execution of (taddr)(taddr + 1)		referenced
					instruction		instruction.
				3	• μPD750104	*10	
					When the TBR instruction is used		
					PC <sub>11-0</sub> ← (taddr) <sub>3-0</sub> + (taddr + 1)		
				4	When the TCALL instruction is used		
					(SP - 6) (SP - 3) (SP - 4) $\leftarrow$ PC <sub>11-0</sub>		
					$(SP - 5) \leftarrow 0, 0, 0, 0$		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					$PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr + 1)$		
					SP ← SP - 6		
				3	When an instruction other than the TBR and TCALL instructions is used		Depends on the
					Execution of (taddr)(taddr + 1) instruction		referenced instruction.

**Notes 1.** The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.

Group	Mne- monic	Operand	Bytes	Machin- ing cycle	Operation	Address- ing area	Skip condition
Special	GETINotes 1, 2	taddr	1	3	• $\mu$ PD750106, 750108 When the TBR instruction is used	*10	
					$PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$		
				4	When the TCALL instruction is used (SP - 6) (SP - 3) (SP - 4) $\leftarrow$ PC <sub>11-0</sub>		
					$(SP - 5) \leftarrow 0, 0, 0, PC_{12}$		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$		
					$SP \leftarrow SP - 6$		
				3	When an instruction other than the TBR and TCALL instructions is used		Depends on the
					Execution of (taddr)(taddr + 1) instruction		referenced instruction.

Notes 1. The shaded portion is supported in Mk II mode only.

2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.

#### 12. ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS (TA = 25 $^{\circ}$ C)

Parameter	Symbol		Conditions	Rated value	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
Input voltage	V <sub>I1</sub>	Other tha	n ports 4 and 5	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	Ports	With a built-in pull-up resistor	-0.3 to V <sub>DD</sub> + 0.3	V
		4 and 5	With N-ch open drain	-0.3 to +14.0	V
Output voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3	V
High-level output current	Іон	Each pin		-10	mA
		Total of a	all pins	-30	mA
Low-level output current	loL	Each pin		30	mA
		Total of a	all pins	220	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

#### CAPACITANCE (TA = 25 $^{\circ}$ C, VDD = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
Output capacitance	Соит	0 V for pins other than pins to be			15	pF
I/O capacitance	Сю	measured			15	pF

#### CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATOR (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Resonator	Recommended constant	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
RC oscillator	CL1 CL2	Oscillator frequency (fcc) Note		0.4		2.0	MHz

**Note** The oscillator frequency indicates only the oscillator characteristics. See AC characteristics for the instruction execution time and oscillator frequency characteristics.

Caution When the main system clock oscillator is used, conform to the following guidelines when wiring at the portions surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.

- · The wiring must be as short as possible.
- · Other signal lines must not run in these areas.
- · Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that of Vss.
- It must not be grounded to ground patterns carrying a large current.
- · No signal must be taken from the oscillator.

#### CHARACTERISTICS OF THE SUBSYSTEM CLOCK OSCILLATOR (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Resonator	Recommended constant	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2 ≶R	Oscillator frequency (f <sub>XT</sub> )Note 1		32	32.768	35	kHz
	C3 = = C4	Oscillation settling time Note 2	V <sub>DD</sub> = 4.5 to 5.5 V		1.0	2	S
						10	s
External clock	XT1 XT2	XT1 input frequency (f <sub>XT</sub> )Note 1		32		100	kHz
		XT1 input high/low level width (txth, txtl)		5		15	μs

- **Notes 1.** The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.
  - 2. The oscillation settling time means the time required for the oscillation to settle after V<sub>DD</sub> is applied.

Caution When the subsystem clock oscillator is used, conform to the following guidelines when wiring at the portions of surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.

- The wiring must be as short as possible.
- · Other signal lines must not run in these areas.
- Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that of Vss
- It must not be grounded to ground patterns carrying a large current.
- · No signal must be taken from the oscillator.

When the subsystem clock is used, pay special attention to its wiring; the subsystem clock oscillator has low amplification to minimize current consumption and is more likely to malfunction due to noise than the main system clock oscillator.



## DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 $^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol		Conditions			MIN.	TYP.	MAX.	Unit
Low-level output	loL	Each pin						15	mA
current		Total of all p	ins					150	mA
High-level input	V <sub>IH1</sub>	Ports 2, 3, a	and 8 $2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
voltage				1.8 V	≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	Ports 0, 1, 6	, and 7 and RESET	2.7 V	≤ V <sub>DD</sub> ≤ 5.5 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
				1.8 V	≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH3	Ports 4 and	With a Built-in pull-up	2.7 V	$\leq$ V <sub>DD</sub> $\leq$ 5.5 V	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
		5	resistor	1.8 V	≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
			With N-ch open drain	2.7 V	$\leq$ V <sub>DD</sub> $\leq$ 5.5 V	0.7V <sub>DD</sub>		13	V
				1.8 V	≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		13	V
	V <sub>IH4</sub>	XT1				V <sub>DD</sub> - 0.1		V <sub>DD</sub>	V
Low-level input	V <sub>IL1</sub>	Ports 2 to 5,	and 8	2.7 V	≤ V <sub>DD</sub> ≤ 5.5 V	0		0.3VDD	V
voltage				1.8 V	≤ V <sub>DD</sub> < 2.7 V	0		0.1VDD	V
	V <sub>IL2</sub>	Ports 0, 1, 6	, and 7 and RESET	2.7 V	$\leq$ V <sub>DD</sub> $\leq$ 5.5 V	0		0.2VDD	V
				1.8 V	≤ V <sub>DD</sub> < 2.7 V	0		0.1VDD	V
	V <sub>IL3</sub>	XT1				0		0.1	V
High-level output voltage	Vон	SCK, SO, ar	SO, and ports 2, 3, and 6 to 8 IoH = -1.0 mA						V
Low-level output	V <sub>OL1</sub>	SCK, SO,	$I_{OL}=15~mA,~V_{DD}=5.0~V\pm10\%$				0.2	2.0	V
voltage		and ports 2 to 8	IoL = 1.6 mA					0.4	V
	V <sub>OL2</sub>	SB0, SB1	N-ch open drain Pul	l-up res	istor $\geq 1 \text{ k}\Omega$			0.2V <sub>DD</sub>	V
High-level input	Ішн1	VIN = VDD	Other than XT1					3	μΑ
leakage current	I <sub>LIH2</sub>		XT1					20	μΑ
	Ілнз	VIN = 13 V	Ports 4 and 5 (With N	-ch ope	en drain)			20	μΑ
Low-level input	ILIL1	VIN = 0 V	Other than XT1 and p	orts 4 a	and 5			-3	μΑ
leakage current	ILIL2		XT1					-20	μΑ
	ILIL3		Ports 4 and 5 (With N At other than input ins					-3	μΑ
			Ports 4 and 5 (With N	-ch				-30	μΑ
			open drain)	ation.	V <sub>DD</sub> = 5.0 V		-10	-27	μΑ
			When the input instruction is executed	Stion	V <sub>DD</sub> = 3.0 V		-3	-8	μΑ
High-level output leakage current	Ісон1	Vout = Vdd	SCK, SO/SB0, SB1, a	ind por	ts 2, 3, and 6			3	μΑ
leakage current			Ports 4 and 5 (With a	built-in	pull-up resistor)				
	Ісон2	Vout = 13 V	Ports 4 and 5 (With N		· · · · · · ·			20	μΑ
Low-level output leakage current	ILOL	Vout = 0 V	`	<u> </u>	,			-3	μΑ
Built-in pull-up	R <sub>L1</sub>	Vin = 0 V	Ports 0 to 3 and 6 to	8 (exce	pt P00 pin)	50	100	200	kΩ
resistor	R <sub>L2</sub>		Ports 4 and 5 (mask of	option)		15	30	60	kΩ

#### DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 $^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol		(	Conditions		MIN.	TYP.	MAX.	Unit
Power supply	I <sub>DD1</sub>	1.0 MHzNote 2 RC oscillation $R = 22 k\Omega$ ,	V <sub>DD</sub> = 5.0 V ±	10%Note 3			0.65	1.6	mA
current <sup>Note</sup> 1			V <sub>DD</sub> = 3.0 V ±	V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 4</sup>			180	360	μΑ
	I <sub>DD2</sub>		HALT mode	VDD = 5.0 \	/ ± 10%		370	920	μΑ
		C = 22 pF		V <sub>DD</sub> = 3.0 \	/ ± 10%		170	340	μΑ
	IDD3	32.768 kHz <sup>Note 5</sup>	Low-voltage	VDD = 3.0 \	/ ± 10%		11.0	40.0	μΑ
		crystal oscillation	mode <sup>Note 6</sup>	V <sub>DD</sub> = 2.0 \	/ ± 10%		5.5	18.0	μΑ
				V <sub>DD</sub> = 3.0 \	/, T <sub>A</sub> = 25 °C		11.0	18.0	μΑ
			Low-current- drain mode <sup>Note 7</sup>	VDD = 3.0 \	/ ± 10%		8.0	24.0	μΑ
				VDD = 3.0 V, TA = 25 °C			8.0	14.0	μΑ
lo	I <sub>DD4</sub>		HALT mode	Low-vol-	V <sub>DD</sub> = 3.0 V ± 10%		5.0	30.0	μΑ
			tage mode <sup>Note 6</sup>	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = -40 to +50 °C		5.0	12.0	μΑ	
					V <sub>DD</sub> = 2.0 V ± 10%		2.5	10.0	μΑ
					V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C		5.0	10.0	μΑ
				Low-cur-	V <sub>DD</sub> = 3.0 V ± 10%		4.0	15.0	μΑ
				rent-drain mode <sup>Note</sup> 7	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = -40 to +50 °C		4.0	8.0	μΑ
					V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C		4.0	7.0	μΑ
	I <sub>DD5</sub>	XT1 = VDD = 5.0 V ± 1 VDD = 3.0 V ± 1	V <sub>DD</sub> = 5.0 V ±	V <sub>DD</sub> = 5.0 V ± 10%			0.05	5.0	μΑ
			10%			0.02	2.5	μΑ	
		mode			T <sub>A</sub> = 25 °C		0.02	0.2	μΑ

Notes 1. This current excludes the current which flows through the built-in pull-up resistors.

- 2. This value applies also when the subsystem clock oscillates.
- 3. Value when the processor clock control register (PCC) is set to 0011 and the  $\mu$ PD750108 is operated in the high-speed mode.
- **4.** Value when the PCC is set to 0000 and the  $\mu$ PD750108 is operated in the low-speed mode.
- **5.** This value applies when the system clock control register (SCC) is set to 1001 to stop the main system clock pulse and to start the subsystem clock pulse.
- 6. Mode when the sub-oscillator control register (SOS) is set to 0000.
- 7. Mode when the SOS is set to 0010.
- **8.** This value applies when the SOS is set to  $00\times1$  and the sub-oscillator feedback resistor is not used (× = don't care).




Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
CPU clock cycle time Note 1 (minimum	tcy	Operated by main syste	em clock pulse	2.0		128	μs
instruction execution time = 1 machine cycle)		Operated by subsystem	clock pulse	114	122	125	μs
TI0 input frequency	f⊤ı	V <sub>DD</sub> = 2.7 to 5.5 V		0		1	MHz
				0		275	kHz
TI0 input high/low level	tтін, tтіL	V <sub>DD</sub> = 2.7 to 5.5 V	0.48			μs	
width				1.8			μs
Interrupt input high/low	tinth,	INT0	IM02 = 0	Note 2			μs
level width	tintl		IM02 = 1	10			μs
		INT1, INT2, and INT4	INT1, INT2, and INT4				μs
		KR0 to KR7	10			μs	
RESET low level width	trsL		10			μs	
RC oscillator frequency	fcc	$R = 22 \text{ k}\Omega,$ $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		0.90	1.00	1.30	MHz
		C = 22 pF	V <sub>DD</sub> = 2.7 to 5.5 V	0.55	1.00	1.30	MHz

**Notes 1.** When the main system clock is used, the cycle time of the CPU clock  $(\Phi)$  (minimum instruction execution time) depends on the time constants of connected resistors (R) and capacitors (C) and the processor clock control register (PCC).

When the subsystem clock is used, the cycle time of the CPU clock  $(\Phi)$  (minimum instruction execution time) depends on the frequency of the connected resonator (and external clock), the system clock control register (SCC), and the processor clock control register (PCC).

The figure on the right side shows the cycle time toy characteristics for the supply voltage VDD during main system clock operation.

2. This value becomes 2tcy or 128/fcc according to the setting of the interrupt mode register (IM0).



#### SERIAL TRANSFER OPERATION

Two-wire and three-wire serial I/O modes (SCK: Internal clock output): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy1	V <sub>DD</sub> = 2.7 to 5.5 V		1,300			ns
				3,800			ns
SCK high/low level width	tĸL1,	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> = 2.7 to 5.5 V				ns
	<b>t</b> кн1			tксү1/2 - 150			ns
SI <sup>Note 1</sup> setup time	tsıĸ1	V <sub>DD</sub> = 2.7 to 5.5 V		150			ns
(referred to SCK↑)				500			ns
SI <sup>Note 1</sup> hold time	tksi1	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> = 2.7 to 5.5 V				ns
(referred to SCK↑)				600			ns
Delay time from SCK↓	tkso1	$R_{L} = 1 \text{ k}\Omega^{\text{Note 2}}$ $C_{L} = 100 \text{ pF}$	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
to SO <sup>Note 1</sup> output				0		1,000	ns

Notes 1. In two-wire serial I/O mode, SO should be read as SB0 or SB1.

2.  $R_L$  is the resistance of the SO output line load, while  $C_L$  is the capacitance.

Two-wire and three-wire serial I/O modes (SCK: External clock input): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy2	V <sub>DD</sub> = 2.7 to 5.5 V		800			ns
				3,200			ns
SCK high/low level	tĸL2,	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
width	t <sub>KH2</sub>			1,600			ns
SI <sup>Note 1</sup> setup time	tsık2	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		100			ns
(referred to SCK↑)				150			ns
SI <sup>Note 1</sup> hold time	tksi2	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
(referred to SCK↑)				600			ns
Delay time from SCK↓	tkso2	$R_L = 1 k\Omega^{\text{Note 2}}$	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
to SO <sup>Note 1</sup> output		C <sub>L</sub> = 100 pF		0		1,000	ns

Notes 1. In two-wire serial I/O mode, SO should be read as SB0 or SB1.

2.  $R_L$  is the resistance of the SO output line load, while  $C_L$  is the capacitance.



SBI mode ( $\overline{SCK}$ : Internal clock output (master)): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксүз	V <sub>DD</sub> = 2.7 to 5.5 V		1,300			ns
				3,800			ns
SCK high/low level	tĸĿз,	V <sub>DD</sub> = 2.7 to 5.5 V		tксүз/2 - 50			ns
width	<b>t</b> кнз			tксүз/2 - 150			ns
SB0/SB1 setup time	tsık3	V <sub>DD</sub> = 2.7 to 5.5 V		150			ns
(referred to SCK↑)				500			ns
SB0/SB1 hold time (referred to SCK↑)	<b>t</b> ksi3			tксүз/2			ns
Delay time from SCK↓	tkso3	R <sub>L</sub> = 1 kΩ <sup>Note</sup>	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
to SB0/SB1 output		C <sub>L</sub> = 100 pF		0		1,000	ns
From SCK↑ to SB0/SB1↓	<b>t</b> KSB			tксүз			ns
From SB0/SB1↓ to SCK↓	<b>t</b> sbk			tксүз			ns
SB0/SB1 low level width	tsbl.			tксүз			ns
SB0/SB1 high level width	tsвн			tксүз			ns


Note R<sub>L</sub> is the resistance of the SB0/SB1 output line load, while C<sub>L</sub> is the capacitance.

SBI mode ( $\overline{SCK}$ : External clock input (slave)): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)


Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy4	V <sub>DD</sub> = 2.7 to 5.5 V		800			ns
				3,200			ns
SCK high/low level	tĸL4,	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
width	<b>t</b> KH4			1,600			ns
SB0/SB1 setup time	tsık4	V <sub>DD</sub> = 2.7 to 5.5 V		100			ns
(referred to SCK↑)				150			ns
SB0/SB1 hold time (referred to SCK↑)	tksi4			tксү4/2			ns
Delay time from SCK↓	tks04	$R_L = 1 k\Omega^{Note}$	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
to SB0/SB1 output		C∟ = 100 pF		0		1,000	ns
From SCK↑ to SB0/SB1↓	tкsв			tkCY4			ns
From SB0/SB1↓ to SCK↓	<b>t</b> sbk			tkCY4			ns
SB0/SB1 low level width	tsbl			tkCY4			ns
SB0/SB1 high level width	tsвн			tkcy4			ns

Note  $R_L$  is the resistance of the SB0/SB1 output line load, while  $C_L$  is the capacitance.


## AC timing measurement points (excluding XT1 input)



## **Clock timing**




## TI0 timing




## Serial transfer timing

## Three-wire serial I/O mode:




## Two-wire serial I/O mode:




#### Serial transfer timing


## Bus release signal transfer:




## Command signal transfer:



## Interrupt input timing



## **RESET** input timing




# DATA HOLD CHARACTERISTICS BY LOW SUPPLY VOLTAGE IN DATA MEMORY STOP MODE (Ta = -40 to +85 $^{\circ}\text{C})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal setting time	tsrel		0			μs
Oscillation settling time Note 1	twait	Release by RESET		<b>56/f</b> cc		μs
		Release by interrupt request		Note 2		μs

- Notes 1. CPU operation stop time for preventing unstable operation at the beginning of oscillation.
  - 2. Select either 512/fcc or no wait with the mask option.

## Data hold timing (STOP mode release by RESET)




#### Data hold timing (standby release signal: STOP mode release by interrupt signal)




#### 13. CHARACTERISTIC CURVE (REFERENCE VALUES)

IDD vs. VDD (When the main system clock is operating at 1.0 MHz with an RC oscillation)





## 14. EXAMPLES OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES)


fcc vs. VDD (RC oscillation , R = 22 k $\Omega$ , C = 22 pF)



fcc vs. Ta (RC oscillation, R = 22 k $\Omega$ , C = 22 pF)









## 15. PACKAGE DRAWINGS

## 44 PIN PLASTIC QFP (□10)



detail of lead end




#### NOTE


Each lead centerline is located within 0.16 mm (0.007 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
А	13.2±0.2	0.520+0.008
В	10.0±0.2	0.394+0.008
С	10.0±0.2	0.394+0.008
D	13.2±0.2	$0.520^{+0.008}_{-0.009}$
F	1.0	0.039
G	1.0	0.039
Н	$0.37^{+0.08}_{-0.07}$	0.015+0.003
I	0.16	0.007
J	0.8 (T.P.)	0.031 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
М	$0.17^{+0.06}_{-0.05}$	0.007+0.002
N	0.10	0.004
Р	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	3.0 MAX.	0.119 MAX.

S44GB-80-3BS

## 42PIN PLASTIC SHRINK DIP (600 mil)







#### **NOTES**

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	39.13 MAX.	1.541 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	0.25 <sup>+0.10</sup> -0.05	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°
		D400 70 0004 4

P42C-70-600A-1

#### 16. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD750104,  $\mu$ PD750106, and  $\mu$ PD750108 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **SMD Surface Mount Technology Manual** (C10535E).

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 16-1. Surface Mounting Type Soldering Conditions

```
 \mu \text{PD750104GB-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}   \mu \text{PD750106GB-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}   \mu \text{PD750108GB-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}   \mu \text{PD750104GB(A)-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}   \mu \text{PD750108GB(A)-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}   \mu \text{PD750108GB(A)-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}   \mu \text{PD750108GB(A)-} \times \times \times \text{-3BS-MTX} \qquad : \qquad 44 \text{-pin plastic QFP (10} \times \text{10 mm, 0.8-mm pitch)}
```

Soldering method	Soldering conditions	Symbol
Infrared reflow	Package peak temperature: 235 °C  Duration: 30 seconds max. (at 210 °C or above)  Maximum allowable number of reflow processes: 3	IR35-00-3
VPS	Package peak temperature: 215 °C  Duration: 40 seconds max. (at 200 °C or above)  Maximum allowable number of reflow processes: 3	VP15-00-3
Wave soldering	Solder bath temperature: 260 °C max.  Duration: 10 seconds max.  Number of times: 1  Preliminary heat temperature: 120 °C max. (package surface temperature)	WS60-00-1
Partial heating method	Terminal temperature: 300 °C max.  Duration: 3 seconds max. (per device side)	-

Caution Use of more than one soldering method should be avoided (except for partial heating method).

Table 16-2. Insertion Type Soldering Conditions

 $\mu$ PD750104CU-××× : 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)  $\mu$ PD750106CU-××× : 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)  $\mu$ PD750108CU-××× : 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)  $\mu$ PD750104CU(A)-××× : 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)  $\mu$ PD750106CU(A)-××× : 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)  $\mu$ PD750108CU(A)-××× : 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)

Soldering method	Soldering conditions
Wave soldering (terminal only)	Solder bath temperature: 260 °C max., Duration: 10 seconds max.
Partial heating method	Terminal temperature: 300 °C max., Duration: 3 seconds max. (for each pin)

Caution Apply wave soldering to terminals only. See to it that the jet solder does not contact with the chip directly.

## APPENDIX A FUNCTIONS OF THE $\mu$ PD750008, $\mu$ PD750108, AND $\mu$ PD75P0116

(1/2)

	Item	μPD750008	μPD750108	μPD75P0116		
Program memory		Masked ROM 0000H - 1FFFH (8,192 × 8 bits)		One-time PROM 0000H - 3FFFH (16,384 × 8 bits)		
Data	memory	000H - 1FFH (512 × 4 bits)				
CPU		75XL CPU				
Gene	ral-purpose register	(4 bits $\times$ 8 or 8 bits $\times$ 4) $\times$	4 banks			
Main	system clock oscillator	Crystal/ceramic oscillator	RC oscillator (with externa capacitor)	I resistor and		
Time required for start after reset		2 <sup>17</sup> /f <sub>x</sub> , 2 <sup>15</sup> /f <sub>x</sub> (selected using a mask option)	lected using a mask			
Wait time applied when STOP mode is released by an interrupt		2 <sup>20</sup> /fx, 2 <sup>17</sup> /fx, 2 <sup>15</sup> /fx, 2 <sup>13</sup> /fx (selected according to BTM setting)	29/fcc or no wait (selected using a mask option)	Fixed to 29/fcc		
Subsy	stem clock oscillator	Crystal oscillator				
Instruction execution time	When selecting the main system clock	• 0.95, 1.91, 3.81, or 15.3 µs (when operating at fx =4.19 MHz) • 0.67, 1.33, 2.67, or 10.7 µs (when operating at fx = 6.0 MHz)	19 MHz)			
exe	When selecting the subsystem clock	122 $\mu$ s (when operating a	t 32.768 kHz)			
	CMOS input	8 (Built-in pull-up resistors	s that can be connected by	software: 7)		
+	CMOS I/O	18 (Built-in pull-up resisto	rs that can be connected b	y software)		
I/O port	N-ch open-drain I/O	8 (Pull-up resistors that can be incorporated by mask option) Withstand voltage of 13 V		8 (No mask option) Withstand voltage of 13 V		
Total		34				
Timer		4 channels  • 8-bit timer counter: 1  • 8-bit timer/event counter: 1  • Basic interval timer/ watchdog timer: 1  • Clock timer: 1  4 channels  • 8-bit timer counter (clock timer output fun provided): 1  • 8-bit timer/event counter: 1  • Basic interval timer/watchdog timer: 1  • Clock timer: 1		1		

(2/2)

Item	μPD750008	μPD750108	μPD75P0116		
Serial interface	3 modes supported •Three-wire serial I/O mode LSB and MSB •Two-wire serial I/O mode •SBI mode	e: First transferred bit switch	nable between		
Clock output (PCL)	<ul> <li>Φ, 524, 262, or 65.5 kHz (when the main system clock operates at 4.19 MHz)</li> <li>Φ, 750, 375, or 93.8 kHz (when the main system clock operates at 6.0 MHz)</li> <li>Φ, 250, 125, or 31.3 kHz (when the main system clock operates at 2.0 MHz)</li> </ul>				
Buzzer output (BUZ)	• 2, 4, or 32 kHz (when the main system clock operates at 4.19 MHz or the subsystem clock operates at 32.768 kHz)     • 2.93, 5.86, or 46.9 kHz (when the main system clock operates at 6.0 MHz)      • 2, 4, or 32 kHz (when the subsystem clock operates at 32.768 kHz)     • 0.488, 0.977, or 7.813 kHz (when the main system clock operates at 1.0 MHz)     • 0.977, 1.953, or 15.625 kHz (when the main system clock operates at 2.0 MHz)				
Vectored interrupt	External: 3, internal: 4				
Test input	External: 1, internal: 1				
Supply voltage	V <sub>DD</sub> = 2.2 to 5.5 V V <sub>DD</sub> = 1.8 to 5.5 V				
Operating ambient temperature	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$				
Package	•42-pin plastic shrink DIP ( •44-pin plastic QFP (10 × 1	. ,			

#### APPENDIX B DEVELOPMENT TOOLS

The following development tools are provided for the development of a system which employs the  $\mu$ PD750108. In the 75XL series, use the common relocatable assembler together with a device file of each model.

#### Language processors

RA75X relocatable assembler		Part number		
	Host machine	os	Distribution media	Fait number
	PC-9800 series	MS-DOS <sup>TM</sup>	3.5-inch 2HD	μS5A13RA75X
		/ Ver. 3.30 \		
		to Ver. 6.2Note	5.25-inch 2HD	μS5A10RA75X
	IBM PC/ATTM and	See "OS for IBM PC."	3.5-inch 2HC	μS7B13RA75X
	compatibles		5.25-inch 2HC	μS7B10RA75X

Device file	Host machine			Part number
	1 lost maonine	os	Distribution media	Part number
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13DF750008
		/ Ver. 3.30 \		
		( to	5.25-inch 2HD	μS5A10DF750008
		Ver. 6.2Note		
	IBM PC/AT and	See "OS for IBM PC."	3.5-inch 2HC	μS7B13DF750008
	compatibles		5.25-inch 2HC	μS7B10DF750008

Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.

**Remark** The operations of the assembler and device file are guaranteed only on the above host machines and OSs.

## **PROM** programming tools

Hardware	PG-1500	The PG-1500 PROM programmer is used together with an accessory board and optional program adapter. It allows the user to program a single chip microcontroller containing PROM from a standalone terminal or a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs.					
	PA-75P008CU		The PA-75P008CU is a PROM programmer adapter provided for the $\mu$ PD75P0116CU/GB. It is used in conjunction with the PG-1500.				
Software	PG-1500 controller	This program enables the host machine to control the PG-1500 through the serial and parallel interfaces.					
		Dort ou					
		Host machine	os	Distribution media	Part number		
		PC-9800 series	MS-DOS / Ver. 3.30 \	3.5-inch 2HD	μS5A13PG1500		
			to Ver. 6.2Note	5.25-inch 2HD	μS5A10PG1500		
		IBM PC/AT and	See "OS for IBM PC."	3.5-inch 2HD	μS7B13PG1500		
		compatibles		5.25-inch 2HC	μS7B10PG1500		

**Note** These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

#### **Debugging tools**

The in-circuit emulators (IE-75000-R and IE-75001-R) are provided to debug programs used for the  $\mu$ PD750108. The system configuration is shown below.

	IE-75000-RNote 1	The IE-75000-R is an in-circuit emulator used to debug hardware and software when developing an application system using the 75X series and 75XL series. Use this emulator together with optional emulation board IE-75300-R-EM and emulation probe EP-75008CU-R or EP-75008GB-R to develop application systems of the $\mu$ PD750108 subseries.				
Hardware		For efficient debugging, connect the emulator to the host machine and a PROM programmer.				
		The IE-75000-R contains emulation board IE-75000-R-EM. The board is connected to the IE-75000-R.				
	IE-75001-R	The IE-75001-R is an in-circuit emulator used to debug hardware and software when developing an application system using the 75X series and 75XL series. Use this emulator together with optional emulation board IE-75300-R-EM and emulation probe EP-75008CU-R or EP-75008GB-R to develop application systems of the $\mu$ PD750108 subseries.				
		For efficient debugging, connect the emulator to the host machine and a PROM programmer.				
	IE-75300-R-EM	75300-R-EM The IE-75300-R-EM is an emulation board used to evaluate an application using the $\mu$ PD750108 subseries.				
		Use this board together with the IE-75000-R or IE-75001-R.				
	EP-75008CU-R	The EP-75008CU-R is an emulation probe for the μPD750108CU.				
		Connect this emulation probe to the IE-75000-R or IE-75001-R, and the IE-75300-R-EM.				
	EP-75008GB-R	The EP-75008GB-R is an emulation probe for the $\mu$ PD750108GB. Connect this emulation probe to the IE-75000-R or IE-75001-R, and the IE-75300-R-EM.				
	EV-9200G-44	A 44-pin conversion socket, the EV-9200G-44, supplied with this probe facilitates the connection of the probe to the target system.				
	IE control program	This program enables the host machine to control the IE-75000-R or IE-75001-R through the RS-232-C and Centronics interface.				
Φ		Host machine	OS	Distribution media	Part number	
Software		PC-9800 series	MS-DOS  / Ver. 3.30	3.5-inch 2HD	μS5A13IE75X	
, w			to Ver. 6.2Note 2	5.25-inch 2HD	μS5A10IE75X	
		IBM PC/AT and compatibles	See "OS for IBM PC."	3.5-inch 2HC	μS7B13IE75X	
				5.25-inch 2HC	μS7B10IE75X	

#### Notes 1. Maintenance service only

**2.** These software products cannot use the task swap function, which is available in MS DOS Ver. 5.00 or later.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.

2. The  $\mu$ PD750104,  $\mu$ PD750106,  $\mu$ PD750108, and  $\mu$ PD75P0116 are collectively called the  $\mu$ PD750108 subseries.



## OS for IBM PC

The following IBM PC OSs are supported.

os	Version
PC DOS™	Ver. 5.02 to Ver. 6.3  J6.1/VNote to J6.3/VNote
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/VNote to 6.2/VNote
IBM DOS™	J5.02/V Note

Note Only English version is supported.

Caution These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.0 or later.

## APPENDIX C RELATED DOCUMENTS

Some documents are preliminary editions, but they are not so specified in the tables below.

#### Documents related to devices

Document name	Document number		
	Japanese	English	
μPD750104, 750106, 750108, 750104(A), 750106(A), 750108(A) Data Sheet	U12301J	U12301E (This manual)	
μPD75P0116 Data Sheet	U12603J	U12603E	
μPD750108 User's Manual	U11330J	U11330E	
μPD750008, 750108 Instruction List	U11456J	-	
75XL Series Selection Guide	U10453J	U10453E	

## Documents related to development tools

Document name			Document number		
				Japanese	English
Hardware	ware IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416	
	IE-75300-R-EM User's Manual			U11354J	U11354E
EP-75008CU-R User's Manual			EEU-699	EEU-1317	
	EP-75008GB-R User's Manual		EEU-698	EEU-1305	
	PG-1500 User's Manual			U11940J	EEU-1335
Software	RA75X Assembler Package User's Manual		Operation	EEU-731	EEU-1346
			Language	EEU-730	EEU-1363
	PG-1500 Controller User's Manual	PC-9800 series (MS-DOS) base		EEU-704	EEU-1291
		IBM PC series (PC DOS) base		EEU-5008	U10540E

#### Other related documents

Document name	Document number		
	Japanese	English	
IC Package Manual	C10943X		
Semiconductor Device Mounting Technology Manual	C10535J	C10535E	
Quality Grade on NEC Semiconductor Devices	C11531J	C11531E	
Reliability and Quality Control of NEC Semiconductor Devices	C10983J	C10983E	
Electrostatic Discharge (ESD) Test	MEM-539	-	
Semiconductor Device Quality Guarantee Guide	C11893J	MEI-1202	
Microcontroller-Related Products Guide - by third parties	U11416J	-	

Caution The above related documents are subject to change without notice. Be sure to use the latest edition when you design your system.

## NOTES FOR CMOS DEVICES -

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

#### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

### **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

## **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

## **NEC Electronics (France) S.A.**

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

#### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130

Tel: 253-8311 Fax: 250-3583

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

## NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

MS-DOS is a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries. IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.