

USB1T1102 • USB1T1102R (Preliminary) Universal Serial Bus Peripheral Transceiver with Voltage Regulator

General Description

This chip provides a USB Transceiver functionality with a voltage regulator that is compliant to USB Specification Rev 2.0. This integrated 5V to 3.3V regulator allows interfacing of USB Application specific devices with supply voltages ranging from 1.65V to 3.6V with the physical layer of Universal Serial Bus. It is capable of operating at 12Mbps/s (full speed) data rates and hence is fully compliant to USB Specification Rev 2.0. The Vbusmon pin allows for monitoring the Vbus line.

The USB1T1102 also provides exceptional ESD protection with 15kV contact HBM on D+, D- pins.


Features

- Complies with Universal Serial Bus Specification 2.0
- Integrated 5V to 3.3V voltage regulator for powering VBus
- Utilizes digital inputs and outputs to transmit and receive USB cable data
- Supports full speed (12Mbps/s) data rates
- Ideal for portable electronic devices
- MLP technology package (16 pin) with HBCC footprint
- 15kV contact HBM ESD protection on bus pins

Ordering Code:


Order Number	Package Number	Package Description
USB1T1102MPX	MLP14D	14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102RMPX (Preliminary)	MLP14D	14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102MHX	MLP16HB	16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square
USB1T1102RMHX (Preliminary)	MLP16HB	16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square

Logic Diagram



Note: On the USB1T1102R the 1.5k resistor is integrated into the part, and connects V_{PU} and D+ eliminating the need for this external pull-up resistor.

Connection Diagrams



Terminal Descriptions

Terminal Number		Terminal Name	I/O	Terminal Description
MLP14	MLP16			
1	1	\overline{OE}	I	Output Enable: Active LOW enables the transceiver to transmit data on the bus. When not active the transceiver is in the receive mode (CMOS level is relative to V_{CCIO})
2	2	RCV	O	Receive Data Output: Non-inverted CMOS level output for USB differential Input (CMOS output level is relative to V_{CCIO}). Driven LOW when SUSPND is HIGH; RCV output is stable and preserved during SE0 condition.
3	3	V_p/V_{po}	I/O	Single-ended D+ receiver output V_p (CMOS level relative to V_{CCIO}): Used for external detection of SE0, error conditions, speed of connected device; Pin also acts as drive data input V_{po} (see Table 1 and Table 2). Output drive is 4 mA buffer.
4	4	V_m/V_{mo}	I/O	Single-ended D- receiver output V_m (CMOS level relative to V_{CCIO}): Used for external detection of SE0, error conditions, speed of connected device; Pin also acts as drive data input V_{mo} (see Table 1 and Table 2). Output drive is 4 mA buffer.
5	5	SUSPND	I	Suspend: Enables a low power state (CMOS level is relative to V_{CCIO}). While the SUSPND pin is active (HIGH) it will drive the RCV pin to logic "0" state.
—	6	NC		No Connect
6	7	V_{CCIO}		Supply Voltage for digital I/O pins (1.65V to 3.6V): When not connected the D+ and D- pins are in 3-STATE. This supply bus is totally independent of V_{CC} (5V) and V_{REG} (3.3V).
7	8	Vbusmon	O	Vbus monitor output (CMOS level relative to V_{CCIO}): When $V_{bus} > 4.1V$ then Vbusmon = HIGH and when $V_{bus} < 3.6V$ then Vbusmon = LOW. If SUSPND = HIGH then Vbusmon is pulled HIGH.
9, 8	10, 9	D+, D-	A/I/O	Data +, Data -: Differential data bus conforming to the USB standard.
10	11	NC		No Connect
—	12	NC		No Connect
11	13	V_{REG} (3.3V)		Internal Regulator Option: Regulated supply output voltage (3.0V to 3.6V) during 5V operation; decoupling capacitor of at least 0.1 μF is required. Regulator ByPass Option: Used as supply voltage input for 3.3V operation.
12	14	V_{CC} (5.0V)		Internal Regulator Option: Used as supply voltage input (4.0V to 5.5V); can be connected directly to USB line Vbus. Regulator ByPass Option: Connected to V_{REG} (3.3V)

Terminal Descriptions (Continued)

Terminal Number		Terminal Name	I/O	Terminal Description
MLP14	MLP16			
13	15	V_{PU} (3.3V)		Pull-up Supply Voltage ($3.3V \pm 10\%$); Connect an external $1.5k\Omega$ resistor on D+ (FS data rate); Pin function is controlled by Config input pin: Config = LOW – V_{PU} (3.3V) is floating (High Impedance) for zero pull-up current. Config = HIGH – V_{PU} (3.3V) = 3.3V; internally connected to V_{REG} (3.3V).
14	16	Config	I	USB connect or disconnect software control input. Configures 3.3V to external $1.5k\Omega$ resistor on D+ when HIGH.
Exposed Diepad	Exposed Diepad	GND	GND	GND supply down bonded to exposed diepad to be connected to the PCB GND.

Functional Description

The USB1T1102 transceiver is designed to convert CMOS data into USB differential bus signal levels and to convert USB differential bus signal to CMOS data.

To minimize EMI and noise the outputs are edge rate controlled with the rise and fall times controlled and defined for full speed data rates only (12Mbits/s). The rise, fall times are balanced between the differential pins to minimize skew.

The USB1T1102 differs from earlier USB Transceiver in that the V_p/V_m and V_{po}/V_{mo} pins are now I/O pins rather than discrete input and output pins. Table 1 describes the specific pin functionality selection. Table 2 and Table 3 describe the specific Truth Tables for Driver and Receiver operating functions.

The USB1T1102 also has the capability of various power supply configurations to support mixed voltage supply applications (see Table 4) and Section 2.1 for detailed descriptions.

Functional Tables
TABLE 1. Function Select

SUSPND	\overline{OE}	D+, D–	RCV	V_p/V_{po}	V_m/V_{mo}	Function
L	L	Driving & Receiving	Active	V_{po} Input	V_{mo} Input	Normal Driving (Differential Receiver Active)
L	H	Receiving (Note 1)	Active	V_p Output	V_m Output	Receiving
H	L	Driving	Inactive (Note 2)	V_{po} Input	V_{mo} Input	Driving during Suspend (Differential Receiver Inactive)
H	H	3-STATE (Note 1)	Inactive (Note 2)	V_p Output	V_m Output	Low Power State

Note 1: Signal levels is function of connection and/or pull-up/pull-down resistors.

Note 2: For SUSPND = HIGH mode the differential receiver is inactive and the output RCV is forced LOW. The out-of-suspend signaling (K) is detected via the single-ended receivers of the V_p/V_{po} and V_m/V_{mo} pins.

TABLE 2. Driver Function ($\overline{OE} = L$) using Differential Input Interface

V_m/V_{mo}	V_p/V_{po}	Data
L	L	SE0 (Note 3)
L	H	Differential Logic 1
H	L	Differential Logic 0
H	H	Illegal State

Note 3: SE0 = Single Ended Zero

TABLE 3. Receiver Function ($\overline{OE} = H$)

D+, D–	RCV	V_p/V_{po}	V_m/V_{mo}
Differential Logic 1	H	H	L
Differential Logic 0	L	L	H
SE0	X	L	L

X = Don't Care

Power Supply Configurations and Options

The two modes of power supply operation are:

- Normal Mode: V_{CCIO} and V_{CC} (5V) are connected or V_{CCIO} , V_{CC} (5V) and [V_{REG} (3.3V) and V_{CC} (5V) shorted for Bypass mode]
 1. For 5V operation V_{CC} is connected to 5V source (4.0V to 5.5V) and the internal voltage regulator then produces 3.3V for the USB connections.
 2. For 3.3V operation both V_{CC} and V_{REG} are connected to a 3.3V source (3.0V to 3.6V)

In both cases for normal mode the V_{CCIO} is an independent voltage source (1.65V to 3.6V) that is a function of the external circuit configuration.

- Sharing Mode: V_{CCIO} is only supply connected. V_{CC} and V_{REG} are not connected. In this mode the D+ and D- pins are 3-STATE and the USB1T1102 allows external signals up to 3.6V to share the D+ and D- bus lines. Internally the circuitry limits leakage from D+ and D- pins (maximum 10 μ A) and V_{CCIO} such that device is in low power (suspended) state. Pins V_{busmon} and RCV are forced LOW as an indication of this mode with V_{busmon} being ignored during this state.

A summary of the Supply Configurations is described in Table 4.

TABLE 4. Power Supply Configuration Options

Pins	Power Supply Mode Configuration		
	Sharing	Normal (Regulated Output)	Normal (Regulator Bypass)
V_{CC} (5V)	Not Connected	Connected to 5V Source	Connected to V_{REG} (3.3V) [Max Drop of 0.3V] (2.7V to 3.6V)
V_{REG} (3.3V)	Not Connected	3.3V, 300 μ A Regulated Output	Connected to 3.3V Source
V_{CCIO}	1.65V to 3.6V Source	1.65V to 3.6V Source	1.65V to 3.6V Source
V_{PU} (3.3V)	3-STATE (Off)	3.3V Available if Config = HIGH	3.3V Available if Config = HIGH
D+, D-	3-STATE	Function of Mode Set Up	Function of Mode Set Up
V_p/V_{po} , V_m/V_{mo}	L	Function of Mode Set Up	Function of Mode Set Up
RCV	L	Function of Mode Set Up	Function of Mode Set Up
V_{busmon}	L	Function of Mode Set Up	Function of Mode Set Up
OE, SUSPND, Config	Hi-Z	Function of Mode Set Up	Function of Mode Set Up

ESD Protection

ESD Performance of the USB1T1102

HBM D+/D-: 15.0kV

HBM, all other pins (Mil-Std 883E): 6.5kV

ESD Protection: D+/D- Pins

Since the differential pins of a USB transceiver may be subjected to extreme ESD voltages, additional immunity has been included in the D+ and D- pins without compromising performance. The USB1T1102 differential pins have ESD protection to the following limits:

- 15kV using the contact Human Body Model
- 8kV using the Contact Discharge method as specified in IEC 61000-4-2

Human Body Model

Figure 1 shows the schematic representation of the Human Body Model ESD event. Figure 2 is the ideal waveform representation of the Human Body Model.

IEC 61000-4-2, IEC 60749-26 and IEC 60749-27

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment, and as such evaluates the equipment in its entirety for ESD immunity. Fairchild Semiconductor has evaluated this device using the IEC 6100-4-2 representative system model depicted in Figure 3. Under the additional standards set forth by the IEC, this device is also compliant with IEC 60749-26 (HBM) and IEC 60749-27 (MM).

Additional ESD Test Conditions

For additional information regarding our product test methodologies and performance levels, please contact Fairchild Semiconductor.




FIGURE 1. Human Body ESD Test Model




FIGURE 2. HBM Current Waveform




FIGURE 3. IEC 61000-4-2 ESD Test Model

Absolute Maximum Ratings (Note 4)		Recommended Operating Conditions	
Supply Voltage (V_{CC}) (5V)	-0.5V to +6.0V	DC Supply Voltage V_{CC} (5V)	4.0V to 5.5V
I/O Supply Voltage (V_{CCIO})	-0.5V to +4.6V	I/O DC Voltage V_{CCIO}	1.65V to 3.6V
Latch-up Current (I_{LU})		DC Input Voltage Range (V_I)	0V to $V_{CCIO} + 5.5V$
$V_I = -1.8V$ to $+5.4V$	150 mA	DC Input Range for A/I/O ($V_{A/I/O}$)	0V to V_{CC}
DC Input Current (I_{IK})		Pins D+ and D-	0V to 3.6V
$V_I < 0$	-50 mA	Operating Ambient Temperature	
DC Input Voltage (V_I)		(T_{AMB})	-40°C to +85°C
(Note 5)	-0.5V to $V_{CCIO} + 5.5V$		
DC Output Diode Current (I_{OK})			
$V_O > V_{CC}$ or $V_O < 0$	±50 mA		
DC Output Voltage (V_O)			
(Note 5)	-0.5V to $V_{CCIO} + 0.5V$		
Output Source or Sink Current (I_O)			
$V_O = 0$ to V_{CC}			
Current for D+, D- Pins	±50 mA		
Current for RCV, V_m/V_p	±15 mA		
DC V_{CC} or GND Current			
(I_{CC} , I_{GND})	±100 mA		
ESD Immunity Voltage (V_{ESD}):			
Contact HBM			
Pins D+, D-, V_{CC} (5.5V) and GND	15kV		
All Other Pins	6.5kV		
Storage Temperature (T_{STO})	-40°C to +125°C		
Power Dissipation (P_{TOT})			
I_{CC} (5V)	48 mW		
I_{CCIO}	9 mW		

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristic tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: IO Absolute Maximum Rating must be observed.

DC Electrical Characteristics (Supply Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted).
 V_{CC} (5V) = 4.0V to 5.5V or V_{REG} (3.3V) = 3.0V to 3.6V, V_{CCIO} = 1.65V to 3.6V

Symbol	Parameter	Conditions	Limits			Units
			-40°C to +85°C			
			Min	Typ	Max	
V_{REG} (3.3V)	Regulated Supply Output	Internal Regulator Option; $I_{LOAD} \leq 300 \mu A$	3.0 (Note 6)(Note 7)	3.3	3.6	V
I_{CC}	Operating Supply Current ($V_{CC}5.0$)	Transmitting and Receiving at 12 Mbits/s; $C_{LOAD} = 50$ pF (D+, D-)		4.0 (Note 8)	8.0	mA
I_{CCIO}	I/O Operating Supply Current	Transmitting and Receiving at 12 Mbits/s		1.0 (Note 8)	2.0	mA
I_{CC} (IDLE)	Supply Current during FS IDLE and SE0 ($V_{CC}5.0$)	IDLE: $V_{D+} \geq 2.7V$, $V_{D-} \leq 0.3V$; SE0: $V_{D+} \leq 0.3V$, $V_{D-} \leq 0.3V$			300 (Note 9)	μA
I_{CCIO} (STATIC)	I/O Static Supply Current	IDLE, SUSPND or SE0			20.0	μA
I_{CC} (SUSPND)	Suspend Supply Current USB1T1102	SUSPND = HIGH OE = HIGH $V_m = V_p = OPEN$			25.0 (Note 9)	μA
	Suspend Supply Current USB1T1102R	SUSPND = HIGH OE = HIGH $V_p = V_m = OPEN$			40.0 (Note 10)	
I_{CCIO} (SHARING)	I/O Sharing Mode Supply Current	V_{CC} (5V) Not Connected			20.0	μA
I_{D+} (SHARING)	Sharing Mode Load Current on D+/D- Pins	V_{CC} (5V) Not Connected Config = LOW; $V_{D\pm} = 3.6V$			10.0	μA

DC Electrical Characteristics (Continued)						
Symbol	Parameter	Conditions	Limits			Units
			-40°C to +85°C			
			Min	Typ	Max	
V _{CCTH}	V _{CC} Threshold Detection Voltage	1.65V ≤ V _{CCIO} ≤ 3.6V				V
		Supply Lost			3.6	
		Supply Present	4.1			
V _{CCHYS}	V _{CC} Threshold Detection Hysteresis Voltage	V _{CCIO} = 1.8V		70.0		mV
V _{CCIO} TH	V _{CCIO} Threshold Detection Voltage	2.7V ≤ V _{REG} ≤ 3.6V				V
		Supply Lost			0.5	
		Supply Present	1.4			
V _{CCIO} HYS	V _{CCIO} Threshold Detection Hysteresis Voltage	V _{REG} = 3.3V		450		mV
V _{REG} TH	Regulated Supply Threshold Detection Voltage	1.65V ≤ V _{CCIO} ≤ V _{REG}				V
		2.7V ≤ V _{REG} ≤ 3.6V				
		Supply Lost		0.8		
	Supply Present	2.4 (Note 11)				
V _{REG} HYS	Regulated Supply Threshold Detection Hysteresis Voltage	V _{CCIO} = 1.8V		450		mV
<p>Note 6: I_{LOAD} includes the pull-up resistor current via pin V_{PU}</p> <p>Note 7: The minimum voltage in Suspend mode is 2.7V.</p> <p>Note 8: Not tested in production, value based on characterization.</p> <p>Note 9: Excludes any current from load and V_{PU} current to the 1.5kΩ resistor.</p> <p>Note 10: Includes current between V_{PU} and the 1.5k internal pull-up resistor.</p> <p>Note 11: When V_{CCIO} < 2.7V, minimum value for V_{REG}TH = 2.0V for supply present condition.</p>						
DC Electrical Characteristics (Digital Pins – excludes D+, D- Pins)						
Over recommended range of supply voltage and operating free air temperature (unless otherwise noted), V _{CCIO} = 1.6V to 3.6V						
Symbol	Parameter	Test Conditions	Limits		Units	
			-40°C to +85°C			
			Min	Max		
Input Levels						
V _{IL}	LOW Level Input Voltage			0.3	V	
V _{IH}	HIGH Level Input Voltage		0.6*V _{CCIO}		V	
OUTPUT LEVELS:						
V _{OL}	LOW Level Output Voltage	I _{OL} = 2 mA		0.4	V	
		I _{OL} = 100 μA		0.15		
V _{OH}	HIGH Level Output Voltage	I _{OH} = 2 mA	V _{CCIO} - 0.4		V	
		I _{OH} = 100 μA	V _{CCIO} - 0.15			
Leakage Current						
I _{LI}	Input Leakage Current	V _{CCIO} = 1.65V to 3.6V		±1.0 (Note 12)	μA	
Capacitance						
C _{IN} , C _{I/O}	Input Capacitance	Pin to GND		10.0	pF	
Note 12: If V _{CCIO} ≥ V _{REG} then leakage current will be higher than specified.						

DC Electrical Characteristics (Analog I/O Pins – D+, D– Pins)

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted).
 $V_{CC} = 4.0V$ to $5.5V$ or $V_{REG} = 3.0V$ to $3.6V$

Symbol	Parameter	Test Condition	Limits			Units
			–40°C to +85°C			
			Min	Typ	Max	
Input Levels – Differential Receiver						
V_{DI}	Differential Input Sensitivity	$ V_{I(D+)} - V_{I(D-)} $	0.2			V
V_{CM}	Differential Common Mode Voltage		0.8		2.5	V
INPUT LEVELS – Single-ended Receiver						
V_{IL}	LOW Level Input Voltage				0.8	V
V_{IH}	HIGH Level Input Voltage		2.0			V
V_{HYS}	Hysteresis Voltage		0.30		0.7	V
Output Levels						
V_{OL}	LOW Level Output Voltage	$R_L = 1.5k\Omega$ to $3.6V$			0.3	V
V_{OH}	HIGH Level Output Voltage	$R_L = 15k\Omega$ to GND	2.8 (Note 13)		3.6	V
Leakage Current						
I_{OFF}	Input Leakage Current Off State				± 1.0	μA
CAPACITANCE						
$C_{I/O}$	I/O Capacitance	Pin to GND			20.0	pF
Resistance						
Z_{DRV}	Driver Output Impedance			41.0 (Note 14)		Ω
Z_{IN}	Driver Input Impedance		10.0			M Ω
R_{SW}	Switch Resistance				10.0	Ω
V_{TERM}	Termination Voltage	R_{PU} Upstream Port	3.0 (Note 15) (Note 16)		3.6	V

Note 13: If $V_{OH\ min.} = V_{REG} - 0.2V$.


Note 14: Includes external resistors of 29Ω on both D+ and D– pins.

Note 15: This voltage is available at pin V_{PU} and V_{REG} .


Note 16: Minimum voltage is 2.7V in the suspend mode.

AC Electrical Characteristics (A I/O Pins Full Speed)						
Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). $V_{CC} = 4.0V$ to $5.5V$ or $V_{REG} = 3.0V$ to $3.6V$, $V_{CCIO} = 1.65V$ to $3.6V$, $C_L = 50$ pF; $R_L = 1.5K$ on D+ to V_{PU}						
Symbol	Parameter	Test Conditions	Limits			Unit
			-40°C to +85°C			
			Min	Typ	Max	
Driver Characteristics						
t_R	Output Rise Time	$C_L = 50 - 125$ pF	4.0		20.0	ns
t_F	Output Fall Time	10% to 90% Figures 4, 8	4.0		20.0	
t_{RFM}	Rise/Fall Time Match	t_F / t_R Excludes First Transition from Idle State	90.0		111.1	%
V_{CRS} (Note 17)	Output Signal Crossover Voltage	Excludes First Transition from Idle State see Waveform	1.3		2.0	V
Driver Timing						
t_{PLH} t_{PHL}	Propagation Delay (V_p/V_{p0} , V_m/V_{m0} to D+/D-)	Figures 5, 8			18.0	ns
t_{PHZ} t_{PLZ}	Driver Disable Delay (\overline{OE} to D+/D-)	Figures 7, 9			15.0	ns
t_{PZH} t_{PZL}	Driver Enable Delay (\overline{OE} to D+/D-)	Figures 7, 9			15.0	ns
Receiver Timing						
t_{PLH} t_{PHL}	Propagation Delay (Diff) (D+/D- to Rev)	Figures 6, 10			15.0	ns
t_{PLH} t_{PHL}	Single Ended Receiver Propagation Delay (D+/D- to V_p/V_{p0} , V_m/V_{m0})	Figures 6, 10			18.0	ns
Note 17: Not production tested, guaranteed by characterization.						

Typical Application Configurations



Upstream Connection in Bypass Mode with Differential Outputs



Downstream Connection in Normal Mode with Differential Outputs

AC Waveforms




FIGURE 4. Rise and Fall Times




FIGURE 5. V_{po} , V_{mo} to D+/D-




FIGURE 6. D+/D- to R_{CV} , V_{po}/V_p and V_{mo}/V_m






FIGURE 7. \overline{OE} to D+/D-

Test Circuits and Waveforms



$C_L = 50$ pF Full Speed Propagation Delays
 $C_L = -125$ pF Edge Rates only

FIGURE 8. Load for D+/D-



$V = 0$ for t_{PZH} , t_{PHZ}
 $V = V_{REG}$ for t_{PZL}

FIGURE 9. Load for Enable and Disable Times





FIGURE 10. Load for V_m/V_{mo} , V_p/V_{po} and R_{CV}

Tape and Reel Specification

Tape Format for MLP

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
MP/MH	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	2500/3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)




PKG. SIZE	DIM.Ao	DIM.Bo	DIM.Ko
3.5 X 4.5	3.8 ± 0.1	4.8 ± 0.1	0.9 ± 0.1
3.0 X 3.0	3.3 ± 0.1	3.3 ± 0.1	0.9 ± 0.1
2.5 X 4.5	2.8 ± 0.1	4.8 ± 0.1	0.9 ± 0.1
2.5 X 3.5	2.8 ± 0.1	3.8 ± 0.1	0.9 ± 0.1
2.5 X 3.0	2.8 ± 0.1	3.3 ± 0.1	0.9 ± 0.1
2.5 X 2.5	2.8 ± 0.1	2.8 ± 0.1	0.9 ± 0.1

DIMENSIONS ARE IN MILLIMETERS

NOTES: unless otherwise specified


1. Cumulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
2. Smallest allowable bending radius.
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Dimension in inches rounded.

REEL DIMENSIONS inches (millimeters)



Tape Size	A	B	C	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	7.008	0.488	0.724
	330	(1.50)	(13.00)	(20.20)	(178)	(12.4)	(18.4)

Physical Dimensions inches (millimeters) unless otherwise noted




NOTES:

- A. NO JEDEC REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994


MLP14DrevA

**14-Terminal Molded Leadless Package (MLP), 2.5mm Square
MLP14D**


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




TOP VIEW



RECOMMENDED LAND PATTERN



BOTTOM VIEW



DETAIL A

NOTES:

- A. SIMILAR TO JEDEC REGISTRATION MO-217, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP16HBrevA

**16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square
Package Number MLP16HB**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com