## FAIRCHILD

## April 1998

Revised October 1998

## V320

## 8-Bit Registered Bus Transceiver

## General Description

The V320 is an 8-bit universal bus transceiver designed for high speed interfacing with the VME320 backplane. It has output characteristics optimized for driving large capacitive loads and features modified input levels ( $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ ) for increased noise immunity and reduced input skew. The V320 functionality consists of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. OE and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or in both. The select controls can multiplex stored and real time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\overline{\mathrm{OE}}$ is active LOW. In the isolation mode ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ) A data may be stored in the B register and/or B data may be stored in the A register.

Features

- Independent registers for $A$ and $B$ buses
- Multiplexed real-time and stored data

■ Guaranteed output skew
■ Guaranteed MOS (Multiple Output Switching) Specifications
■ Output switching specified for both 50 pF and 250 pF , and 500 pF loads
■ Guaranteed simultaneous switching noise level ( $\mathrm{V}_{\mathrm{OLP}}$ / $\mathrm{V}_{\mathrm{OLV}}$ ) and dynamic threshold performance ( $\mathrm{V}_{\mathrm{IHD}} / \mathrm{V}_{\mathrm{ILD}}$ )

- Glitch free power up/down high impedance for live insertion
- BiCMOS technology for high drive and low power dissipation
- $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ commercial temperature and $\mathrm{V}_{\mathrm{CC}}$ specifications
- Modified specifications across $\mathrm{V}_{\mathrm{CC}}$ and temperature ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 1 \%, \mathrm{~T}=25^{\circ} \mathrm{C} \pm 20^{\circ} \mathrm{C}$ ) present more realistic system conditions
■ Available in TSSOP (MTC)


## Ordering Code:

| Order Number | Package Number | Package Description |
| :--- | :---: | :--- |
| V320MTC | MTC24 | 24-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter " X " to the ordering code.

## Connection Diagram



Pin Descriptions

| Pin Names | Description |
| :--- | :--- |
| $D$ | Direction A-to-B (High) B-to A (Low) |
| $\overline{\mathrm{OE}}$ | Output Enable (Active LOW) |
| CLKAB/SELAB | A-to-B Clock/Select |
| CLKBA/SELBA | B-to-A Clock/Select |
| A0-7 | A Inputs/Outputs (TTL) |
| B0-7 | B Inputs/Outputs (TTL) |

Functional Table

| $\overline{\mathbf{O E}}$ | $\mathbf{D}$ | SELAB | SELBA | CLKAB | CLKBA | $\mathbf{A}_{\mathbf{0}}-\mathbf{A}_{\mathbf{7}}$ | $\mathbf{B}_{\mathbf{0}}-\mathbf{B}_{\mathbf{7}}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| H | X | X | X | H or L | H or L |  |  | Isolation |
| H | X | X | X | LH | X | Input | Input | CLK A Data into A |
| H | X | X | X | X | LH |  |  | CLK B Data into A Reg. |
| L | H | L | X | X | X |  |  | A to B - Transparent |
| L | H | L | X | LH | X |  |  | CLK A Data into A Reg. |
| L | H | H | X | H or L | X | Input | Output | A Reg. to B (Storage) |
| L | H | H | X | LH | X |  |  | CLK A Data into A Reg. and B output |
| L | L | X | L | X | X |  |  | B to A - Transparent |
| L | L | X | L | X | LH |  |  | CLK B Data into B Reg. |
| L | L | X | H | X | H or L | Output | Input | B Reg. to A (Storage) |
| L | L | X | H | X | LH |  |  | CLK B Data into B Reg.and A output |

$L=$ Low
LH = Low to High transition
X = Don't Care

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)
DC Input Voltage ( $\mathrm{V}_{\mathrm{I}}$ )
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
Outputs 3-STATE
Outputs Active (Note 2)
DC Output Sink Current into A-port/B-port loL
DC Output Source Current from A-port/B-port $\mathrm{I}_{\mathrm{OH}}$
DC Input Diode Current ( $\mathrm{I}_{\mathrm{K}}$ )

$$
\mathrm{V}_{1}<0_{\mathrm{V}}
$$

ESD Rating typical
Storage temperature ( $\mathrm{T}_{\mathrm{STG}}$ )
Max IoL (Current Applied to a LOW Output)
-0.5 V to +7.0 V
-0.5 V to +7.0 V
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
64 mA
-32 mA
-30 mA to +5.0 mA
$>2000 \mathrm{~V}$
$-65^{\circ} \mathrm{C}$ to $+15^{\circ} \mathrm{C}$

## Recommended Operating

 ConditionsSupply Voltage $\mathrm{V}_{\mathrm{CC}}$ Operating $\mathrm{V}_{\mathrm{CC}}$
4.5 V to 5.5 V

Minimum Input Edge Rate
Data Input $\quad 50 \mathrm{mV} / \mathrm{ns}$

Enable
$20 \mathrm{mV} / \mathrm{ns}$
$100 \mathrm{mV} / \mathrm{ns}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## DC Electrical Characteristics ( $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ )

Over Recommended Operating Free-Air Temperature Range (Unless Otherwise Noted)

| Symbol |  | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | B-Port/A-Port | HIGH Level Input Voltage | 4.5-5.5 | 2.0 |  |  | V | Recognized HIGH Signal |
|  |  |  | 4.95-5.05 | $\begin{gathered} 1.8 \\ \text { (Note 3) } \end{gathered}$ |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | B-Port/A-Port | LOW Level Input Voltage | 4.5-5.5 |  |  | 0.8 | V | Recognized LOW Signal |
|  |  |  | 4.95-5.05 |  |  | $\begin{gathered} 1.2 \\ \text { (Note 3) } \end{gathered}$ |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | B-Port/A-Port | HIGH Level Output Voltage | 4.5 | 2.5 |  |  | V | -3 mA |
|  |  |  | 4.5 | 2.0 |  |  |  | -32 mA |
| $\overline{\mathrm{IOH}}$ | B-Port/A-Port | High Level Output Current Drive | 4.5 | -32 |  |  | mA | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OL }}$ | B-Port/A-Port | LOW Level Output Voltage | 4.5 | 0.55 |  |  | V | 64 mA |
| $\mathrm{I}_{\text {OL }}$ | B-Port/A-Port | Low Level Output Current Drive (Sink) | 4.5 | 64 |  |  | mA | $\mathrm{V}_{\mathrm{OL}}=0.55 \mathrm{~V}$ |
| $\overline{\mathrm{los}}$ | B-Port/A-Port | Short Circuit Current | 5.5 | -100 |  | -275 | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| IOFF | A-Port and Control Pins | Power-OFF Leakage Current | 0.0 |  |  | 100uA | uA | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=5.5 \mathrm{~V} \text {, All Others } \\ & \text { GND } \end{aligned}$ |
| $\overline{\mathrm{I}_{\text {CCH }}}$ | B-Port/A-Port | Quiescent Power Supply Current | 5.5 |  |  | 250 | uA | All Outputs HIGH |
| ${ }^{\text {l }} \mathrm{CCI}$ | B-Port/A-Port | B-Port/A-Port | 5.5 |  |  | 30 | mA | All Outputs LOW |
| $\mathrm{I}_{\text {CCZ }}$ | B-Port/A-Port | 3-STATE Power Supply Current | 5.5 |  |  | 50 | uA | All Outputs 3-STATE |

Note 3: Extended Characteristics ( $4.95>\mathrm{V}_{\mathrm{CC}}>5.05, \mathrm{~T}=25^{\circ} \mathrm{C} \pm 20^{\circ} \mathrm{C}$ )

Capacitance and Dynamic Switching Characteristics
Over Recommended Operating Free-Air Temperature Range (Unless Otherwise Noted)

| Symbol | Parameter | Min | $\begin{gathered} \text { Typ } \\ \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (Control Pin) |  | 5 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |
| $\mathrm{C}_{\text {I/O }}$ | Output Capacitance (A and B ports) |  | 11 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |
| Output Switching Noise (Ground Bounce) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\text {OL }}$ |  |  | 0.8 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\mathrm{OL}}$ | -1.2 |  |  | V |  |
| $\mathrm{V}_{\text {OHV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\mathrm{OH}}$ | 2.5 |  |  | V |  |
| Input Noise Immunity (Dynamic Threshold) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IHD }}$ | High Level Threshold Movement | 2.2 |  |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| $\mathrm{V}_{\text {ILD }}$ | Low Level Threshold Movement |  |  | 0.5 | V |  |

## AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature

| Symbol |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLOCK }}$ | Max Clock Frequency |  | 200 (Note 4) |  |  | MHz |
| $t_{\text {WIDTH }}$ | Pulse Duration | HIGH or LOW | 3.0 |  |  | ns |
| $\mathrm{t}_{\text {SU }}$ | Setup Time | Bus to CLKAB/CLKBA | 1.5 |  |  | ns |
| $\mathrm{t}_{\text {HOLD }}$ | Hold Time | Bus to CLKAB/CLKBA | 1.0 |  |  | ns |

Note 4: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

## AC Electrical Characteristics

( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V ) 1 Output Switching

| Symbol | From <br> (Input) | Mode | To <br> (Output) | Min | Typ | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Output Load: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, 1 Output Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 1.7 | 5.6 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 1.5 | 4.8 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 1.5 | 5.9 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | 1.5 | 6.0 | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 1.5 | 6.3 | ns |
| $t_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | 1.5 | 6.0 | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 1.5 | 6.3 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.3 | 1.2 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.3 | 1.4 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega, 1$ Output Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 2.0 | 7.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 2.0 | 7.0 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 2.0 | 7.5 | ns |
| $t_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 5) | (Note 5) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 2.0 | 8.0 | ns |
| $t_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 5) | (Note 5) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 2.0 | 8.3 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 1.7 | 3.9 | ns |
| ${ }^{t_{\text {FALL }}}$ | Transition Time, Outputs ( 1 V to 2 V ) |  |  | 0.8 | 3.1 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, Output Switching

| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 3.0 | 12.2 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 3.0 | 11.6 | ns |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 3.0 | 12.4 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 5) | (Note 5) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 3.0 | 12.6 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 5) | (Note 5) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 6.3 | 13.2 | ns |
| $t_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 3.5 | 7.2 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 1.4 | 5.1 | ns |

Note 5: 3-STATE delays are dominated by the RC Network ( $500 \Omega / 250 \mathrm{pF}$, or $500 \Omega / 500 \mathrm{pF}$ ) on the output and thus have been excluded from this datasheet.

## AC Electrical Characteristics

( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V ) 8 Output Switching

| Symbol | From (Input) | Mode | To (Output) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, 8 Outputs Switching |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 1.5 |  | 6.6 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 1.5 |  | 6.3 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 1.5 |  | 6.6 | ns |
| $\mathrm{t}_{\mathrm{PLZ}}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | 1.5 |  | 6.6 | ns |
| $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 1.5 |  | 6.6 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | 1.5 |  | 6.6 | ns |
| $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 1.5 |  | 7.6 | ns |
| toshl | Output to Output Skew (Note 6) |  |  |  |  | 1.3 | ns |
| $\mathrm{t}^{\text {OSHL }}$ | Output to Output Skew (Note 6) |  |  |  |  | 1.1 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.5 |  | 1.5 | ns |
| $t_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.4 |  | 1.9 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, 8 Outputs Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 2.5 | 11.2 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 2.5 | 9.5 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 2.5 | 11.2 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 8) | (Note 8) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 2.5 | 11.5 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 8) | (Note 8) | ns |
| $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 2.5 | 13.5 | ns |
| toshl | Output to Output Skew (Note 8) |  |  |  | 2.5 | ns |
| tosth | Output to Output Skew (Note 8) |  |  |  | 2.0 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 2.0 | 5.5 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 1.4 | 4.4 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, 8 Outputs Switching

| $t_{\text {PLH }}, t_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 3.5 | 17.0 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 3.5 | 15.9 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 3.5 | 17.0 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 8) | (Note 8) | ns |
| $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 3.5 | 18.5 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 8) | (Note 8) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 3.5 | 22.3 | ns |
| toshl | Output to Output Skew (Note 6) |  |  |  | 3.9 | ns |
| tosth | Output to Output Skew (Note 6) |  |  |  | 3.1 | ns |
| $t_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 4.4 | 7.8 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 2.5 | 6.6 | ns |

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to outputs switching in the same direction also
Note 7: Device to Device Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs from any two devices.
Note 8: 3-STATE delays are dominated by the RC Network ( $500 \Omega / 250 \mathrm{pF}$, or $500 \Omega / 500 \mathrm{pF}$ ) on the output and thus have been excluded from this datasheet.

## Extended AC Electrical Characteristics ( $5^{\circ} \mathrm{C}$ to $45^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.95 \mathrm{~V}$ to 5.05 V ), 1 Output Switching

| Symbol | From <br> (Input) | Mode | To <br> (Output) | Min | Typ | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=\mathbf{5 0 0}$, 1 Output Switching |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 1.5 | 5.2 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 1.5 | 4.3 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 2.0 | 4.8 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | 1.5 | 6.0 | ns |
| $\mathrm{t}_{\text {PZH, }}$, $\mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 2.2 | 5.0 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | 1.5 | 6.0 | ns |
| $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 2.2 | 5.2 | ns |
| $\mathrm{t}_{\mathrm{PV}}$ | Device to Device Skew (Note 10) |  |  |  | 2.0 | ns |
| $t_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 3.0 | 1.2 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.4 | 1.2 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=\mathbf{5 0 0} \Omega$, 1 Output Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 2.5 | 7.4 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 2.5 | 6.7 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 3.0 | 7.2 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus $A$ or $B$ | (Note 9) | (Note 9) | ns |
| $\mathrm{t}_{\text {PZH, }}$ t $\mathrm{t}_{\text {PLL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 3.2 | 7.2 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 9) | (Note 9) | ns |
| $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 3.2 | 8.1 | ns |
| $\mathrm{t}_{\mathrm{PV}}$ | Device to Device Skew (Note 10) |  |  |  | 2.5 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 2.1 | 3.5 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 1.0 | 2.5 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=\mathbf{5 0 0} \Omega$, 1 Output Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 3.5 | 10.6 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 3.5 | 10.0 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 4.0 | 10.6 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 9) | (Note 9) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 4.2 | 10.5 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 9) | (Note 9) | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 4.2 | 11.3 | ns |
| tPV | Device to Device Skew |  |  |  | 5.0 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 3.8 | 6.4 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 1.7 | 3.8 | ns |

Note 9: 3-STATE delays are dominated by the RC Network ( $500 \Omega / 250 \mathrm{pF}$, or $500 \Omega / 500 \mathrm{pF}$ ) on the output and thus have been excluded from this datasheet.
Note 10: Device to Device Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs from any two devices.

Extended AC Electrical Characteristics
( $5^{\circ} \mathrm{C}$ to $45^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.95 \mathrm{~V}$ to 5.05 V ), 8 Outputs Switching

| Symbol | From (Input) | Mode | To (Output) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Load: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, 8 Outputs Switching |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 2.5 |  | 6.2 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 2.5 |  | 5.4 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 2.5 |  | 5.7 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | 1.5 |  | 6.0 | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 2.5 |  | 5.7 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | 1.5 |  | 6.0 | ns |
| $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 2.5 |  | 7.2 | ns |
| toshl | Output to Output Skew (Note 12) |  |  |  |  | 1.1 | ns |
| tosLh | Output to Output Skew (Note 12) |  |  |  |  | 0.9 | ns |
| tpV | Device to Device Skew (Note 13) |  |  |  |  | 2.5 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.5 |  | 1.3 | ns |
| $t_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 0.6 |  | 1.4 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=\mathbf{5 0 0 \Omega}$, 8 Outputs Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 3.5 | 10.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 3.5 | 10.5 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 3.5 | 10.5 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 11) | (Note 11) | ns |
| $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 3.5 | 10.5 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 11) | (Note 11) | ns |
| $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 3.5 | 14.8 | ns |
| toshl | Output to Output Skew (Note 12) |  |  |  | 2.3 | ns |
| tosth | Output to Output Skew (Note 12) |  |  |  | 1.9 | ns |
| $\mathrm{t}_{\mathrm{PV}}$ | Device to Device Skew(Note 13) |  |  |  | 4.0 | ns |
| $\mathrm{t}_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 2.7 | 4.7 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 1.8 | 3.7 | ns |

Output Load: $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$, 8 Outputs Switching

| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | CLKAB/CLKBA | Register | Bus A or B | 5.0 | 15.3 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Bus A or B | Transparent | Bus A or B | 5.0 | 13.6 | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | SELAB/SELBA | Select Bus | Bus A or B | 5.0 | 15.3 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OE}}$ | Output Disable | Bus A or B | (Note 11) | (Note 11) | ns |
| $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | $\overline{\mathrm{OE}}$ | Output Enable | Bus A or B | 5.0 | 15.1 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Direction (D) | Dir. Disable | Bus A or B | (Note 11) | (Note 11) | ns |
| $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | Direction (D) | Dir. Enable | Bus A or B | 5.0 | 19.4 | ns |
| toshl | Output to Output Skew (Note 12) |  |  |  | 3.5 | ns |
| tosth | Output to Output Skew (Note 12) |  |  |  | 2.9 | ns |
| $\mathrm{t}_{\mathrm{PV}}$ | Device to Device Skew |  |  |  | 5.0 | ns |
| $t_{\text {RISE }}$ | Transition Time, Outputs (1V to 2V) |  |  | 4.6 | 7.0 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Transition Time, Outputs (1V to 2V) |  |  | 2.9 | 4.9 | ns |

Note 11: 3-STATE delays are dominated by the RC Network ( $500 \Omega / 250 \mathrm{pF}$, or $500 \Omega / 500 \mathrm{pF}$ ) on the output and thus have been excluded from this datasheet.

Note 12: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to outputs switching in the same direction also.

Note 13: Device to Device Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs from any two devices.

## AC Loading and Waveforms


*Includes jig and probe capacitance
FIGURE 1. Standard AC Test Load


FIGURE 2. Test Input Signal Levels Input Pulse Requirements

Test Input Signal Requirements

| Amplitude | Rep. Rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{r}}$ | $\mathbf{t}_{\mathbf{f}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |



FIGURE 3. Propagation Delay Waveforms for Inverting and Non-Inverting Functions


FIGURE 4. Propagation Delay, Pulse Width Waveforms


FIGURE 5. 3-STATE Output HIGH and LOW Enable and Disable Times


FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted


## 24-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm Wide <br> Package Number MTC24

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
