

## V380SDC High Performance SDRAM Controller for 32-bit and 64-bit Embedded Processors

### 1.0 About the V380SDC

---

- ▼ Direct interface to these processors:
  - AMD<sup>®</sup> AM29030/40<sup>™</sup>
  - IBM<sup>®</sup> PowerPC 401<sup>™</sup> Gx
  - IDT<sup>®</sup> 79RC32364<sup>™</sup>
  - Intel<sup>®</sup> i960<sup>®</sup> Cx/Hx/Jx/Rx/Vx
  - Motorola<sup>®</sup> M68040<sup>™</sup> and 68K/ColdFire<sup>®</sup>
  - PowerPC<sup>™</sup> 750/60x
- ▼ Up to 75 MHz local bus clock
- ▼ Up to 2 Kbytes of continuous burst access for 64-bit processors and 1 Kbyte for 32-bit processors
- ▼ Zero-wait-state bursting
- ▼ Dynamic bus protocol switching
- ▼ User-customized processor bus interface
- ▼ Support for up to 2 Gbytes of (Enhanced) SDRAM
- ▼ Compatible with PC66, PC100, PC133 SDRAM
- ▼ Supports a wide range of synchronous DRAMs, from 16 Mbit to 256 Mbit
- ▼ Support for up to 4 single-bank or 2 dual-bank industry standard 168-pin SDRAM DIMM(s) or 144-pin SO-DIMM(s)
- ▼ I<sup>2</sup>C EEPROM interface for Serial Presence Detect (SPD) on DIMM
- ▼ Optional EEPROM initialization
- ▼ 8-bit bus watch timer
- ▼ System heartbeat and watchdog timers
- ▼ Two 32-bit general purpose timers with pulse-width modulation capability—useful for RTOS
- ▼ 16-bytes of general purpose registers
- ▼ Designed to work with the EPC family of PCI bridges from V3 Semiconductor
- ▼ 3.3 V operation with 5 V tolerant inputs
- ▼ Industrial temperature range (–40°C to +85°C)
- ▼ Low-cost 100-pin PQFP package

## About the V380SDC

The V380SDC High Performance SDRAM Controller provides all aspects of SDRAM control for high performance embedded systems. The V380SDC enables system designers to replace many lower integration support components with a single, high-integration device. This saves design time, board space, and manufacturing cost.

The V380SDC from V3 Semiconductor provides the necessary (Enhanced) SDRAM access protocol and bus timing resources to work with the latest (E)SDRAM devices. The processor interface on the V380SDC implements the bus protocol of many popular RISC CPUs (AM29030/40, PowerPC 401 Gx, IDT 79RC32364, i960 Cx/Hx/Jx/Rx/Vx, M68040, 68K/ColdFire, PowerPC 750/60x). The V380SDC is also fully compatible with the EPC family of PCI bridges available from V3 Semiconductor.

The V380SDC supports a total SDRAM memory subsystem size of up to 2 Gbytes. Standard memory devices from 16 Mbit to 256 Mbit are supported; 8-, 16-, 32-bit and 64-bit accesses are allowed. Four single-bank or two dual-bank industry standard 168-pin PC SDRAM DIMM(s) or 144-pin SO-DIMM(s) with Serial Presence Detect (SPD) are also supported.

The V380SDC provides an 8-bit bus watch timer to detect and recover from accesses to unpopulated memory regions. Two on-chip, general purpose, 32-bit timers can be individually configured as a pulse width modulator or they may be used in other modes such as retriggerable or one-shot.


The V380SDC is packaged in a low-cost 100-pin EIIJA Plastic Quad Flat Pack (PQFP), and is available in 75 MHz speed grade.

This document contains the product codes, pinout, package mechanical information, DC characteristics, and AC characteristics for the V380SDC. Detailed functional information is contained in the User's Manual.

### Note:

V3 Semiconductor retains the rights to change the documentation, the specifications, or device functionality at any time without notice. Contact V3 and verify that you have the latest copy of all documents before finalizing a design.

Figure 1: Example Application



## 2.0 Product Codes

---

Table 1: Product Code

Product Code	Package	Frequency
V380SDC-75 REV A0	100-pin EIAJ PQFP	75 MHz

## 3.0 Pin Description

---

Table 2 lists the pin types found on the V380SDC; Table 3 describes the function of each pin.

Table 2: Pin Types

Pin Type	Description
I/O <sub>8</sub>	TTL I/O pin with 8 mA output drive.
I/O <sub>D</sub>	TTL input with open drain output.
I	TTL input only pin.
O <sub>D</sub>	TTL open drain output.
O <sub>8</sub>	TTL output pin with 8 mA output drive.
O <sub>12</sub>	TTL output pin with 12 mA output drive.

## Pin Description

Table 3: Signal Descriptions

Signal	Type	R <sup>a</sup>	Description
<b>Processor Bus Interface</b>			
A[31:2]	I		<b>Address Bus</b> For demultiplexed processors, A[31:2] is used. For multiplexed processors, only A[31:8] is used; A[2] is used as ALE (Address Latch Enable) input.
$\overline{BE}$ [3:0]	I		<b>Byte Enables</b> ( $\overline{BE}$ , $\overline{BWE}$ ), <b>Transfer Size</b> ( $\overline{SIZ}$ , $\overline{TSIZ}$ ), or <b>Address</b> (A[1:0]) are multiplexed on these pins depending on processor mode.
AD[7:0]	I/O <sub>8</sub>	Z	<b>Address (Data) Bus</b> For demultiplexed processors, AD[7:0] is used as D[7:0]. For multiplexed processors, AD[7:0] is used as the multiplexed address/data bus.
$\overline{ADS}$	I		<b>Address Strobe</b> Asserted low to indicate the beginning of a bus cycle: It can be interpreted as $\overline{REQ}$ or $\overline{TS}$ depending on processor mode.
WNR	I		<b>Write/Read</b> It can be interpreted as RNW or RD depending on processor mode.
$\overline{BLAST}$	I		<b>Burst Last</b> It can be interpreted as $\overline{BURST}$ , $\overline{TBST}$ , or $\overline{LAST}$ depending on processor mode.
$\overline{READY}$	I/O <sub>8</sub>	Z	<b>Data Ready</b> It can be interpreted as $\overline{RDY}$ , $\overline{TA}$ , $\overline{RDYRCV}$ , or $\overline{ACK}$ depending on processor mode.
$\overline{ARTRY}$	I		<b>Address Retry</b> for PPC750 processor. During reset, the state of the pin along with the processor mode also determine the default value of the SDC_REG_BASE register.
$\overline{ACK/DEN}$	I/O <sub>8</sub>	Z	<b>Address Acknowledge</b> for PPC750 processor or <b>Data Enable</b> output in other processor modes intended for buffer control. This $\overline{DEN}$ output is not to be connected to the processor.
TT[1:0]	I		<b>Transfer Type</b>
<b>SDRAM Interface</b>			
$\overline{CS}$ [3:0]	O <sub>8</sub>	Z	<b>SDRAM Chip Select</b>
MA[14:0]	O <sub>12</sub>	Z	<b>SDRAM Memory Address</b> MA[14:13] are typically used for BA[1:0]
$\overline{RAS}$	O <sub>12</sub>	Z	<b>SDRAM Row Address Strobe</b>
$\overline{CAS}$	O <sub>12</sub>	Z	<b>SDRAM Column Address Strobe</b>
$\overline{MWE}$	O <sub>12</sub>	Z	<b>SDRAM Memory Write Enable</b>
DQM[7:0]	O <sub>8</sub>	Z	<b>SDRAM Data Mask</b>
IOC[3:0]	I/O <sub>8</sub>	Z	<b>Multi-purpose I/O</b> which can be configured for many functions
SDA	I/O <sub>D</sub>	Z	<b>Serial EEPROM Data</b>

Table 3: Signal Descriptions (cont'd)

Signal	Type	R <sup>a</sup>	Description
SCL	O <sub>D</sub>	Z	<b>Serial EEPROM Clock</b>
<b>Clock and Reset</b>			
CLK	I		<b>Clock Input</b>
RSTIN	I		<b>Reset Input</b> Active low reset input used to initialize all internal functions of the chip.
<b>Power and Ground Signals</b>			
V <sub>CC</sub>	—		<b>POWER</b> leads for external connection to a 3.3 V V <sub>CC</sub> board plane.
GND	—		<b>GROUND</b> leads for external connection to a GND board plane.

a. R indicates state during reset.

## Pin Description

### Pinout

### 3.1 Pinout

Table 4 lists the pins by pin number. Figure 2: Pinout for 100-pin EIAJ PQFP (top view) shows the pinout for the 100-pin EIAJ PQFP package and Figure 3: 100-pin EIAJ PQFP mechanical details shows the mechanical dimensions of the package.

Table 4: Pin Assignments

PIN #	Signal	PIN #	Signal	PIN #	Signal	PIN #	Signal
1	RSTIN	26	A26	51	CS0	76	GND
2	A4	27	A27	52	CS2	77	MA1
3	A5	28	A28	53	MA14	78	MA0
4	A6	29	A29	54	MA13	79	RAS
5	A7	30	A30	55	MA12	80	CAS
6	A8	31	A31	56	DQM7	81	MWE
7	A9	32	AD0	57	DQM3	82	DQM4
8	A10	33	AD1	58	Vcc	83	GND
9	A11	34	AD2	59	GND	84	DQM0
10	A12	35	AD3	60	MA11	85	CS1
11	A13	36	AD4	61	MA10	86	CS3
12	A14	37	AD5	62	MA9	87	AACK/DEN
13	A15	38	AD6	63	MA8	88	SDA
14	A16	39	AD7	64	MA7	89	SCL
15	Vcc	40	Vcc	65	DQM6	90	Vcc
16	GND	41	GND	66	DQM2	91	GND
17	A17	42	CLK	67	GND	92	IOC0
18	A18	43	BE0	68	MA6	93	IOC1
19	A19	44	BE1	69	MA5	94	IOC2
20	A20	45	BE2	70	MA4	95	IOC3
21	A21	46	BE3	71	MA3	96	READY
22	A22	47	ADS	72	MA2	97	BLAST
23	A23	48	WNR	73	DQM5	98	A2
24	A24	49	TT0	74	DQM1	99	A3
25	A25	50	TT1	75	Vcc	100	ARTRY

Figure 2: Pinout for 100-pin EIAJ PQFP (top view)








Table 6: Guaranteed Operating Conditions

Symbol	Parameter	Value	Units
$V_{CC}$	Supply voltage	3.0 to 3.6	V
$J_{max}$	Maximum junction temperature	125	°C
Theta $J_a$	Thermal resistance (Package)	75	°C/w
Theta $J_c$	Thermal resistance (Junction-Case)	24	°C/w
$T_A$	Ambient temperature range	-40 to +85	°C

Table 7: DC Operating Specifications ( $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

Symbol	Parameter	Condition	Min	Max	Units
$V_{IH}$	Input high voltage		2.0		V
$V_{IL}$	Input low voltage			0.8	V
$I_{IH}$	Input high leakage current	$V_{IN} = V_{CC}$	-10	10	$\mu\text{A}$
$I_{IL}$	Input low leakage current	$V_{IN} = \text{GND}$	-10	10	$\mu\text{A}$
$V_{OH}$	Output high voltage	$I_{OUT} = -2, -8 \text{ mA}$	2.4		V
$V_{OL}$	Output low voltage	$I_{OUT} = 2, 8 \text{ mA}$		0.4	V
$I_{OZL}$	Low level float input leakage	$V_{OL} = \text{GND}$	-10	10	$\mu\text{A}$
$I_{OZH}$	High level float input leakage	$V_{OH} = V_{CC}$	-10	10	$\mu\text{A}$
$I_{CC} (\text{max})$	Maximum supply current	$L_{CLK} = 75 \text{ MHz},$ $V_{CC} = 3.3 \text{ V}$		60	mA
$I_{CC} (\text{typ})$	Typical supply current	$L_{CLK} = 33 \text{ MHz},$ $V_{CC} = 3.3 \text{ V}$		25	mA
$I_{CC} (\text{stb})$	Stand-by current	$V_{CC} = 3.3 \text{ V}$		2	mA
$C_{IO}$	Input and output capacitance			10	pF

## 5.0 AC Specifications

Table 8: AC Test Conditions

Symbol	Parameter	Limits	Units
$V_{CC}$	Supply voltage 3.3 volt operation	3.0 to 3.60	V
$V_{IN}$	Input low and high voltages	0.4 and 2.0	V
$C_{OUT}$	Capacitive load on output and I/O pins	50	pF

Table 9: Capacitive Derating for Output and I/O Pins

Output Drive Limit	Supply voltage	Derating
8 mA	3.3 volt	+0.024 ns/pF for loads > 50pF
12 mA	3.3 volt	+0.022 ns/pF for loads > 50pF

Figure 4: Clock and Synchronous Signals




Table 10: Timing Parameters for Vcc = 3.3 Volts ± 5%

#	Symbol	Description	Notes	75 MHz		Units
				Min	Max	
1	T <sub>C</sub>	CLK period		13.33		ns
2	T <sub>CH</sub>	CLK high time		5.5		ns
3	T <sub>CL</sub>	CLK low time		5.5		ns
4a	T <sub>SU</sub>	Synchronous input setup (except $\overline{\text{AACK}}$ , $\overline{\text{WAIT}}$ )	1, 8	3		ns
4b	T <sub>SU</sub>	Asynchronous input setup (except $\overline{\text{AACK}}$ , $\overline{\text{WAIT}}$ , IOC[3:0])	2, 8	7		ns
4c	T <sub>SU</sub>	Input setup for $\overline{\text{AACK}}$	3	4		ns
4d	T <sub>SU</sub>	Input setup for $\overline{\text{WAIT}}$	4	13		ns
5	T <sub>H</sub>	Synchronous input hold	5	1		ns
6a	T <sub>COV</sub>	CLK to output valid delay (except IOC[3:0])		3	10	ns
6b	T <sub>COV</sub>	CLK to output valid delay (IOC[3:0] only)		3	12	ns
7	T <sub>COZ</sub>	CLK to high impedance delay		4	11	ns
8	T <sub>AS</sub>	Address Setup to the trailing edge of ALE		$\frac{T_C}{2} - 2$		ns
9	T <sub>AH</sub>	Address Hold from the trailing edge of ALE		2		ns
10	T <sub>AH</sub>	Address Hold from the rising edge of CLK	6	5		ns
11	T <sub>PDQ</sub>	Propogation Delay from $\overline{\text{BE}}$ to DQM	7	4	12	ns

**Notes:**

- 1 Valid when SYNC bit in the PB\_IO\_CFG register is set to '1'.
- 2 Valid when SYNC bit in the PB\_IO\_CFG register is set to '0'.
- 3 Used by the bus watch timer to monitor unclaimed access only.
- 4 Input through IOC1.
- 5 Except when in ColdFire MCF5102 mode.
- 6 Only in ColdFire MCF5102 mode.
- 7 For  $\overline{\text{BE}}$  changing with each datum in a burst write access only.
- 8 All IOC[3:0] input are synchronous except  $\overline{\text{WAIT}}$ .


# Getting Help from V3 Semiconductor

## Serial EEPROM Port Timings

### 5.1 Serial EEPROM Port Timings

The clock for the serial EEPROM interface is derived by dividing the processor bus clock. The waveforms generated are shown in Figure 5.

Figure 5: Serial EEPROM Waveforms and Timings



## 6.0 Getting Help from V3 Semiconductor

If you need assistance with a technical question, please contact us. E-mail is the quickest and most efficient way to get technical support from V3.

Corporate Office  
250 Consumers Road, Suite 901  
Toronto, Ontario, Canada  
M2J 4V6

Telephone: 1-877-283-7364  
(416) 497-8884

Fax: (416) 497-1160

E-mail: [V3help@vcubed.com](mailto:V3help@vcubed.com)

Sales Office  
2348G Walsh Avenue  
Santa Clara, California 95051  
USA

Telephone: 1-800-488-8410  
(408) 988-1050

Fax: (408) 988-2601

Some technical support information is also posted on the V3 Web site. This is the source of the most up-to-date documentation and is located at: <http://www.vcubed.com>.

## 7.0 Revision History

---

Table 11: Revision History

Revision Number	Date	Comments and Changes
0.8	08/99	First pre-silicon revision of preliminary datasheet.
0.9	12/99	Second revision of preliminary datasheet.
1.00	5/00	First release.
1.01	6/00	Add data to Table 7, "DC Operating Specifications ( $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ )," on page 9.