

SONET/SDH 3.125Gb/s
Laser Diode Driver with Automatic Power Control

Features

- Power Supply: 3.3V or $5V \pm 5\%$
- AC-Coupled to Laser Diode
- Programmable Modulation Current: 5mA to 60mA
- Programmable Bias Current: 1mA to 100mA
- Enable/Disable Control
- Typical Rise/Fall Times of 60ps
- Automatic Optical Average Power Control
- Supply Current of 33mA at 3.3V

Applications


- SDH/SONET at 622Mb/s, 1.244Gb/s, 2.488Gb/s, 3.125Gb/s
- Full-Speed Fibre Channel (1.062Gb/s)

General Description

The VSC7938 is a single 3.3V or 5V supply laser diode driver specially designed for SDH/SONET applications up to 3.125Gb/s. External resistors set a wide range of bias and modulation currents for driving the laser. Data and clock inputs accept differential PECL signals. The automatic power control (APC) loop maintains a constant average optical power over temperature and lifetime. The dominant pole of the APC loop can be controlled with an external capacitor. Other features include enable/disable control, short-circuit protection for the modulation and bias inputs, short rise and fall times, programmable slow-start circuit to set laser turn-on delay, and failure-monitor output to indicate when the APC loop is unable to maintain the average optical power. The VSC7938 is available in die form or in a 48-pin TQFP package.

Block Diagram

3.3V Operation





Preliminary Data Sheet VSC7938

Electrical Characteristics

Table 1: AC Specifications

AC specifications are guaranteed by design and characterization. Typical values are for 3.3V.

| Symbol | Parameter | Min | Тур | Max | Units | Conditions |
|--------------------|--------------------------------------|-----|-----|-----|-------------------|--|
| t _{SU} | Input Latch Setup Time | 100 | | | ps | LATCH=high |
| t _H | Input Latch Hold Time | 100 | | | ps | LATCH=high |
| | Enable/Start-up Delay | | 250 | | ns | |
| t _R | Output Rise Time | | 60 | 80 | ps | 20% to 80% |
| t _F | Output Fall Time | | 60 | 80 | ps | 20% to 80% |
| PWD | Pulse Width Distortion | | 10 | 50 | ps | See Notes 1, 2 |
| CID _{MAX} | Maximum Consecutive Identical Digits | 80 | | | bits | |
| t _J | Jitter Generation | | 7 | 20 | ps _{p-p} | Jitter BW=12kHz to 20MHz, 0-1 pattern. |

NOTES:(1) Measured with 622Mb/s 0-1 pattern, LATCH=high. (2) PWD = (wider pulse - narrower pulse) / 2).

Table 2: DC Specifications

| Symbol | Parameter | Min | Тур | Max | Units | Conditions |
|-----------------------|---------------------------------------|------|-----|--------|---------|--|
| I_{CC} | Supply Current | | TBD | 45 | mA | $\begin{split} R_{MODSET} = & 7.3 k\Omega \\ R_{BIASMAX} = & 4.8 k\Omega \\ I_{BIAS} \text{ and } I_{MOD} \text{ excluded} \\ V_{CC} = & 5V \end{split}$ |
| I _{BIAS} | Bias Current Range | 1 | | 100 | mA | Voltage at BIAS pin=(V _{CC} -1.6) |
| I _{BIAS-OFF} | Bias Off Current | | | 100 | μA | ENABLE=low or DISABLE=high ⁽¹⁾ |
| C | Dies Cument Stability | | 230 | | nnm /0C | APC Open loop. I _{BIAS} =100mA |
| $S_{ m BIAS}$ | Bias Current Stability | | 900 | ppm/°C | ррш/ С | APC Open loop. I _{BIAS} =1mA |
| | Bias Current Absolute Accuracy | | ±15 | | % | Refers to part-to-part variation |
| VR _{MD} | Monitor Diode Reverse Bias Voltage | 1.5 | | | V | |
| I _{MD} | Monitor Diode Reverse Current Range | 18 | | 1000 | μA | |
| | Monitor Diode Bias Setpoint Stability | -480 | -50 | 480 | ppm/°C | I _{MD} =1mA ⁽²⁾ |
| | Womtor Diode Bias Setpoint Stability | | 90 | | ррш/ С | $I_{MD} = 18 \mu A^{(2)}$ |
| | Monitor Diode Bias Absolute Accuracy | -15 | | 15 | % | Refers to part-to-part variation |
| I _{MOD} | Modulation Current Range | 5 | | 60 | mA | |
| I _{MOD-OFF} | Modulation Off Current | | | 200 | μΑ | ENABLE=low or DISABLE=high ⁽¹⁾ |
| | Modulation Current Absolute Accuracy | | ±15 | | % | See Note 2 |
| | -480 | | -50 | 480 | ppm/°C | I _{MOD} =60mA |
| | Modulation Current Stability | | 250 | | ррш/ С | I _{MOD} =5mA |

NOTES: (1) Both I_{BIAS} and I_{MOD} will turn off if any of the current set pins are grounded. (2) Assumes laser diode to monitor diode transfer function does not change with temperature.



SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control

Table 3: PECL and TTL/CMOS Inputs and Outputs Specifications

| Symbol | Parameter | Min | Тур | Max | Units | Conditions |
|------------------|---|------------------------|------------------------|---|-------------------|-----------------|
| V _{ID} | Differential Input Voltage | 100 | | 1600 | mV _{p-p} | (DATA+)-(DATA-) |
| V _{ICM} | Common-Mode Input Voltage | V _{CC} - 1.49 | V _{CC} - 1.32 | V _{CC} - V _{ID} /4 | V | PECL Compatible |
| I _{IN} | Clock and Data Input Current | -1 | | 10 | μA | |
| V _{IH} | TTL Input High Voltage (ENABLE, LATCH) | 2.0 | | | V | |
| V _{IL} | TTL Input Low Voltage (ENABLE, LATCH) | | | 0.8 | V | |
| | TTL Output High Voltage (FAIL) | 2.4 | V _{CC} - 0.3 | V _{CC} | V | Sourcing 50µA |
| | TTL Output Low Voltage (FAIL) | 0.1 | | 0.44 | V | Sinking 100µA |

Absolute Maximum Ratings(1)

| Power Supply Voltage (V _{CC}) | 0.5V to 6V |
|--|---------------------------|
| Current into BIAS | 20mA to +150mA |
| Current into OUT+, OUT- | TBD |
| Current into MD | 5mA to +5mA |
| Current into FAIL | 10mA to 30mA |
| Voltage at DATA+, DATA-, CLK+, CLK-, ENABLE, LATCH | 0.5V to $(V_{CC} + 0.5V)$ |
| Voltage at APCFILT, MODSET, BIASMAX, APCSET, MD, FAIL, SLWSTRT | 0.5V to +3.0V |
| Voltage at OUT+, OUT- | 0.5V to $(V_{CC} + 1.5V)$ |
| Voltage at BIAS | 0.5V to $(V_{CC} + 0.5V)$ |
| Continuous Power Dissipation ($T_A = +85$ °C, TQFP derate 20.8mW/°C above +85°C | °C)1350mW |
| Operating Junction Temperature Range | 55°C to +150°C |
| Storage Temperature Range | 65°C to +165°C |
| | |

NOTE: (1) CAUTION: Stresses listed under "Absolute Maximum Ratings" may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.


Recommended Operating Conditions

| Positive Voltage Rail (V _{CC}) | +3.135V to +5.25V |
|---|-------------------|
| Negative Voltage Rail (GND) | 0V |
| Modulation Current (I _{MOD}) ⁽¹⁾ | 30mA |
| Ambient Temperature Range (T _A) | 40°C to +85°C |
| | |

NOTE: (1) $V_{CC} = 3.3V$, $I_{BIAS} = 60mA$.



Preliminary Data Sheet VSC7938






SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control

Table 4: Pad Coordinates

| Signal | Pad | Coordinates (µm) | | Signal | Pad | Coordinates (µm) | |
|---------|--------|------------------|----------|---------|--------|------------------|----------|
| Name | Number | X | Y | Name | Number | X | Y |
| GND2 | 1 | 1613.55 | 1863.475 | BIAS | 25 | 159.45 | 368.475 |
| GND1 | 2 | 1414.525 | 2073.55 | PB_GND | 26 | 369.525 | 159.45 |
| VCC1 | 3 | 1289.525 | 2073.55 | VCC4 | 27 | 484.525 | 159.45 |
| DATA+ | 4 | 1174.525 | 2073.55 | DB_OUT+ | 28 | 599.525 | 159.45 |
| DATA- | 5 | 1059.525 | 2073.55 | OUT+ | 29 | 714.525 | 159.45 |
| VCC1 | 6 | 944.525 | 2073.55 | OUT- | 30 | 829.525 | 159.45 |
| GND1 | 7 | 829.525 | 2073.55 | DB_OUT- | 31 | 944.525 | 159.45 |
| VCC1 | 8 | 714.525 | 2073.55 | VCC4 | 32 | 1059.525 | 159.45 |
| CLK+ | 9 | 599.525 | 2073.55 | GND4 | 33 | 1174.525 | 159.45 |
| CLK- | 10 | 484.525 | 2073.55 | GND3 | 34 | 1289.525 | 159.45 |
| VCC1 | 11 | 369.525 | 2073.55 | MD | 35 | 1404.525 | 159.45 |
| GND1 | 12 | 159.45 | 1863.475 | GND3 | 36 | 1613.55 | 368.475 |
| LATCH | 13 | 159.45 | 1748.475 | VCC3 | 37 | 1613.55 | 483.475 |
| ENABLE | 14 | 159.45 | 1633.475 | CAPC | 38 | 1613.55 | 598.475 |
| DISABLE | 15 | 159.45 | 1518.475 | PB_GND | 39 | 1613.55 | 713.475 |
| GND1 | 16 | 159.45 | 1403.475 | GND3 | 40 | 1613.55 | 828.475 |
| SLWSTRT | 17 | 159.45 | 1288.475 | PB_GND | 41 | 1613.55 | 943.475 |
| VCC1 | 18 | 159.45 | 1058.475 | GND2 | 42 | 1613.55 | 1058.475 |
| FAIL | 19 | 159.45 | 1058.475 | AUTSEL | 43 | 1613.55 | 1173.475 |
| GND4 | 20 | 159.45 | 828.475 | APCSET | 44 | 1613.55 | 1288.475 |
| PB_GND | 21 | 159.45 | 828.475 | GND2 | 45 | 1613.55 | 1403.475 |
| APCFILT | 22 | 159.45 | 598.475 | MODSET | 46 | 1613.55 | 1518.475 |
| GND4 | 23 | 159.45 | 598.475 | BIASMAX | 47 | 1613.55 | 1633.475 |
| VCC4 | 24 | 159.45 | 483.475 | VCC2 | 48 | 1613.55 | 1748.475 |



Preliminary Data Sheet VSC7938





SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control

Table 5: Pin Identifications

| Pin Name | Pin Number | Description |
|-----------------|--|---|
| GND | 1, 2, 7, 12, 16, 20, 23, 33, 34 36, 40, 42, 45 | Ground |
| V _{CC} | 3, 6, 8, 11, 18, 24, 27, 32, 37, 48 | Power Supply |
| DATA+ | 4 | Positive Data Input (PECL) |
| DATA- | 5 | Negative Data Input (PECL) |
| CLK+ | 9 | Positive Clock Input (PECL). Connect to V _{CC} if data retiming is not used. |
| CLK- | 10 | Negative Clock Input (PECL). Leave unconnected if data retiming is not used. |
| LATCH | 13 | Latch Input (TTL/CMOS). Connect to V _{CC} for data retiming and GND for direct data. |
| ENABLE | 14 | Enable Input (TTL/CMOS). If used, connect DISABLE to GND. Connect to V_{CC} for normal operation and GND to disable laser bias and modulation currents. |
| DISABLE | 15 | Disable Input (TTL/CMOS). If used, leave ENABLE pin floating. Connect to GND for normal operation and $V_{\rm CC}$ to disable laser bias and modulation currents. |
| SLWSTRT | 17 | Connect capacitor to GND to delay turn on time of bias and modulation currents. |
| FAIL | 19 | Output (TTL/CMOS). When low, it indicates APC failure. |
| NC | 21, 26, 28, 31, 39, 41 | No Connection. Leave these pins unconnected. |
| APCFILT | 22 | No effect on device operation. |
| BIAS | 25 | Laser Bias Current Output |
| OUT+ | 29 | Positive Modulation-Current Output. I _{MOD} flows when input data is high. |
| OUT- | 30 | Negative Modulation-Current Output. I _{MOD} flows when input data is low. |
| MD | 35 | Monitor Diode Input. Connect to monitor photodiode anode. Connect capacitor to GND to filter high-speed AC monitor photocurrent. |
| CAPC | 38 | Capacitor to GND sets dominant pole of the APC feedback loop. |
| RESERVED | 43 | Do not connect. |
| APCSET | 44 | Resistor to GND sets desired average optical power. If APC is not used connect $100k\Omega$ resistor to GND. |
| MODSET | 46 | Connect resistor to GND to set desired modulation current. |
| BIASMAX | 47 | Connect resistor to GND to set maximum bias current. The APC function can subtract from this value, but it cannot add to it. |



Preliminary Data Sheet VSC7938

Detailed Description

The VSC7938 is a high-speed laser driver with Automatic Power Control. The device is designed to operate up to $3.125\,\mathrm{Gb/s}$ with a $3.3\mathrm{V}$ or $5\mathrm{V}$ supply. The data and clock inputs support PECL inputs as well as other inputs that meet the common-mode voltage and differential voltage swing specifications. The differential pair output stage is capable of sinking up to $60\,\mathrm{mA}$ from the laser with typical rise and fall times of $60\,\mathrm{ps}$. This output may be DC-coupled for $5\mathrm{V}$ operation. To allow for larger output swings during $3.3\mathrm{V}$ operation, the VSC7938 was designed to be AC-coupled to the laser cathode with a pull-up inductor for DC-biasing. This configuration will isolate laser forward voltage from the output circuitry and will allow the output at OUT+ to swing above and below the supply voltage $\mathrm{V_{CC}}$. The key features of the VSC7938 are Automatic Power Control, low power supply current, and fast rise and fall times. The VSC7939 and VSC7940 are other Vitesse laser drivers with similar features in a 32-pin TQFP package. These devices also have pins for monitoring modulation and bias currents. The VSC7940 is a special version of the VSC7939 designed to drive $100\,\mathrm{mA}$ into a DC-coupled load with a $5\mathrm{V}$ supply.

Automatic Power Control

To ensure constant average optical power, the device utilizes an Automatic Power Control loop. A photo-diode mounted in the laser package provides optical feedback to compensate for changes in average laser output power due to changes that affect laser performance such as temperature and laser lifetime. The laser bias current is adjusted by the APC loop according to the reference current set at APCSET by an external resistor. An external capacitor at CAPC controls the time constant for the APC feedback loop. The recommended value for CAPC is 0.1µF. This value reduces pattern-dependent jitter associated with the APC feedback loop and guarantees stability. Because the APC loop noise is internally filtered, APCFILT is not internally connected and does not need to be connected to any external components. The device's performance will not be affected if a capacitor is connected to APCFILT. If the APC loop cannot adjust the bias current to track the desired monitor current, FAIL is set low.

The device may be operated with or without APC. To utilize APC, a capacitor must be connected at CAPC $(0.1\mu F)$ and a resistor must be connected at APCSET to set the average optical power. For open-loop operation (no APC), a $100k\Omega$ resistor should be connected between APCSET and GND. CAPC has no effect on open-loop operation. In both modes of operation, resistors to ground should be placed at BIASMAX and MODSET to set the bias and modulation currents.

Data Retiming

The VSC7938 provides inputs for differential PECL clock signals for data retiming to minimize jitter at high speeds. To incorporate this function, LATCH should be connected to V_{CC} . If this function is unused, CLK+ should be connected to V_{CC} , CLK- should be left unconnected, and LATCH should be connected to GND.

Short-Circuit Protection

If BIASMAX or MODSET are shorted to ground, the output modulation and bias currents will be turned off.



SONET/SDH 3.125Gb/s
Laser Diode Driver with Automatic Power Control

Enable/Disable

Two pins are provided to allow either ENABLE or DISABLE control. If ENABLE is used, connect DISABLE to ground. Is DISABLE is used, leave ENABLE floating. Both modulation and bias currents are turned off when ENABLE is low or DISABLE is high. Typically, ENABLE or DISABLE responds within approximately 250ns.

Slow-Start

For laser safety, the VSC7938 offers a slow-start mechanism via the SLWSTRT pin which provides delay for enabling the laser diode. To disable Slow-Start, leave SLWSTRT open. An external capacitor to ground sets the delay by the following equation:

$$\tau_{\text{ENABLE}}(\text{ns}) = C_{\text{SLWSTRT}}(\text{pF}) * 20 + 250 \text{ns}$$

Controlling the Modulation Current

The output modulation current may be determined from the following equation where P_{p-p} is the peak-to-peak optical power, P_{AVE} is the average power, P_{ave} is the extinction ratio, and P_{ave} is the laser slope efficiency:

$$I_{MOD} = P_{p-p} / \eta = 2 * P_{AVE} * (r_e-1) / (r_e+1) / \eta$$

A resistor at MODSET controls the output bias current. Graphs of I_{MODSET} vs. R_{MODSET} in *Typical Operating Characteristics* for both 3.3V and 5V operation describe the relationship between the resistor at MODSET and the output modulation current at 25°C. After determining the desired output modulation current, use the graph to determine the appropriate resistor value at MODSET.

Controlling the Bias Current

A resistor at BIASMAX should be used to control the output bias current. Graphs of $I_{BIASMAX}$ vs. $R_{BIASMAX}$ in *Typical Operating Characteristics* for both 3.3V and 5V operation describe the relationship between the resistor at BIASMAX and the output bias current at 25°C. If the APC is not used, the appropriate resistor value at BIASMAX is determined by first selecting the desired output bias current, and then using the graph to determine the appropriate resistor value at BIASMAX. When using APC, BIASMAX sets the maximum allowed bias current. After determining the maximum end-of-life bias current at 85°C for the laser, refer to the graph of $I_{BIASMAX}$ vs. $R_{BIASMAX}$ in *Typical Operating Characteristics* to select the appropriate resistor value.

Controlling the APC Loop

To select the resistor at APCSET, use the graph of I_{MD} vs. R_{APCSET} in *Typical Operating Characteristics*. The graph relates the desired monitor current to the appropriate resistance value at APCSET. I_{MD} may be calculate from the desired optical average power, $P_{AVE,}$, and the laser-to-monitor transfer, ρ_{MON} , for a specific laser using the following equation:

$$I_{MD} = P_{AVE} * \rho_{MON}$$



Preliminary Data Sheet VSC7938

Laser Diode Interface

An RC shunt network should be placed at the laser output interface. The sum of the resistor placed at the output and the laser diode resistance should be 25Ω . For example, if the laser diode has a resistance of 5Ω , a 20Ω resistor should be placed in series with the laser. For optimal performance, a bypass capacitor should be placed close to the laser anode.

A "snubber network" consisting of a capacitor C_F and resistor R_F should be placed at the laser output to minimize reflections from the laser (see Block Diagram). Suggested values for these components are 80Ω and 2pF, respectively. However, these values should be adjusted until an optical output waveform is obtained.

Reducing Pattern-Dependent Jitter

Three design values significantly affect pattern-dependent jitter; the capacitor at CAPC, the pull-up inductor at the output (L_P) , and the AC-coupling capacitor at the output (C_D) . As previously stated, the recommended value for the capacitor at CAPC is $0.1\mu F$. This results in a 10kHz loop bandwidth which makes the pattern-dependent jitter from the APC loop negligible.

For 2.5Gb/s data rates, the recommended value for C_D is 0.056 μ F. The time constant at the output is dominated by L_P The variation in the peak voltage should be less that 12% of the average voltage over the maximum consecutive identical digit (CID) period. The following equation approximates this time constant for a CID period, t, of 100UI = 40ns:

$$\tau_{LP} = -t / \ln(1-12\%) = 7.8t = L_P / 25\Omega$$

Therefore, the inductor L_P should be a 7.8µH SMD ferrite bead inductor for this case.

Input/Output Considerations

Although the VSC7938 is PECL compatible, this is not required to drive the device. The inputs must only meet the common-mode voltage and differential voltage swing specifications.

Power Consumption

The following equation provides the device supply current (I_S) in terms of quiescent current (I_Q) , modulation current (I_{MOD}) , and bias current (I_{BIAS}) :

$$I_S = I_O + 0.47 * I_{MOD} + 0.15 * I_{BIAS}$$

For 3.3V operation, I_Q is 15mA. For 5V operation, I_Q is 20mA.

This equation may be used to determine the estimated power dissipation:

$$P_{DIS} = V_{CC} * I_S$$

For example, if the device were operated at 3.3V with a 30mA modulation current and a 10mA bias current, the supply current would be:


$$I_S = 15mA + 0.47 * 30mA + 0.15 * 10mA = 31$$


This corresponds to a power dissipation of 3.3V * 31mA = 102mW.



SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control


Typical Operating Characteristics








Preliminary Data Sheet VSC7938







SONET/SDH 3.125Gb/s
Laser Diode Driver with Automatic Power Control

Applications Information

The following is a typical design example for the VSC7938 assuming 3.3V operation with APC.

Select a Laser

The Table 5 provides specifications for a typical communication-grade laser capable of operating at 2.5Gb/s

Table 6: Typical Laser Characteristics

| Symbol | Parameter | Value | Units |
|--------------------|------------------------------|------------|-------|
| λ | Wavelength | 1310 | nm |
| P _{AVE} | Average Optical Output Power | 6 | mW |
| I _{th} | Threshold Current | 6 | mA |
| $\rho_{	ext{MON}}$ | Laser to Monitor Transfer | 0.04 | mA/mW |
| η | Laser Slope Efficiency | 0.4 | mW/mA |
| T_{C} | Operating Temperature Range | -40 to +85 | °C |

Select Resistor for APCSET

The monitor diode current is estimated by $I_{MD} = P_{AVE} * \rho_{MON} = 6mW * 0.04mA/mW = 0.24mA$. The I_{MD} vs. R_{APCSET} in *Typical Operating Characteristics* shows the resistor at APCSET should be $5k\Omega$.

Select Resistor for MODSET

To ensure some minimum extinction ratio over temperature and lifetime, assume an optimal extinction ratio of 20 (13dB) at 25°C. The modulation current may be calculated from the following equation:

$$I_{MOD} = P_{p-p} \, / \, \eta = 2 \, * \, P_{AVE} \, * \, (r_e-1) \, / \, (r_e+1) \, / \, \eta = 2 \, * \, 6mA \, * \, (20-1) \, / \, (20+1) \, / \, 0.4 = 27.1 mA$$

The graph of I_{MODSET} vs. R_{MODSET} in Typical Operating Characteristics shows the resistor for MODSET should be $8.5k\Omega$

Select Resistor for BIASMAX

The maximum threshold current at $+85^{\circ}$ C and end of life must be determined. A graph of a typical laser's I_{th} versus T_{C} reveals a maximum threshold current of 30mA at 85°C. Therefore, the maximum bias can be approximated by:

$$I_{BIASMAX} = I_{TH-MAX} + I_{MOD} / 2 = 30mA + 27.1mA / 2 = 43.6mA$$

The graph of $I_{BIASMAX}$ vs. $R_{BIASMAX}$ in Typical Operating Characteristics shows the resistor for BIASMAX should be $5k\Omega$.

Wire Bonding

For best performance, gold ball-bonding techniques are recommended. Wedge bonding is not recommended. For best performance and to minimize inductance keep wire bond lengths short.


PCB Layout Guidelines

Use high frequency PCB layout techniques with solid ground planes to minimize crosstalk and EMI. Keep high speed traces as short as possible for signal integrity. The output traces to the laser diode must be short to minimize inductance. Short output traces will provide best performance.





Preliminary Data Sheet VSC7938

Package Information - 48 Pin TQFP



| S | JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | | | | |
|------------------|---|-----------|------|--|--|--|
| S Y M B | | TQPF | | | | |
| l ! | MIN. | N□M. | MAX. | | | |
| Α | ~× | ** | 1.60 | | | |
| A ₁ | 0.05 | ** | 0.15 | | | |
| Az | 1.35 | 1.40 | 1.45 | | | |
| D | | | | | | |
| Dı | | | | | | |
| E | 9.00 BSC. | | | | | |
| E ₁ | | 7.00 BSC. | | | | |
| L | 0.45 | 0.60 | 0.75 | | | |
| N | 48 | | | | | |
| e | 0.5 BSC. | | | | | |
| b | 0.17 | 0.22 | 0.27 | | | |
| c | 0.09 | 14. | 0.20 | | | |
| a | 0 | * | 7 | | | |






- 1. All dimensioning and tolerancing conform to ANSI Y14.5-1982.
- 2. Controlling dimension: millimeter.
- 3. This outline conforms to JEDEC Publication 95 Registration MS-026.



SONET/SDH 3.125Gb/s
Laser Diode Driver with Automatic Power Control

Ordering Information

The order number for this product is formed by a combination of the device type and package type.



Notice

Vitesse Semiconductor Corporation ("Vitesse") provides this document for informational purposes only. This document contains pre-production information about Vitesse products in their concept, development and/or testing phase. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is subject to change without notice at any time. Nothing contained in this document shall be construed as extending any warranty or promise, express or implied, that any Vitesse product will be available as described or will be suitable for or will accomplish any particular task.

Vitesse products are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without written consent is prohibited.



| SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control | Preliminary Data Sheet VSC7938 |
|---|--------------------------------|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |