



**64MBIT (4MBIT × 16)  
PAGE MODE DUAL WORK FLASH MEMORY**

**Table of Contents-**

1. GENERAL DESCRIPTION.....	2
2. FEATURES .....	2
3. PIN CONFIGURATION .....	3
4. ELECTRICAL CHARACTERISTICS .....	16
Absolute Maximum Ratings* .....	16
Operating Conditions .....	16
Capacitance <sup>(1)</sup> .....	17
AC Input/Output Test Conditions.....	17
DC Characteristics.....	18
AC Characteristics - Read-only Operations(1).....	20
AC Characteristics - Write Operations <sup>(1, 2)</sup> .....	23
Reset Operations.....	25
Reset AC Specifications .....	25
Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance <sup>(3)</sup> .....	26
5. ADDITIONAL INFORMATION.....	27
Recommended Operating Conditions .....	27
At Device Power-Up .....	27
Glitch Noises .....	28
6. ORDERING INFORMATION.....	29
7. PACKAGE DIMENSIONS .....	30
48-pin Standard Thin Small Outline Package (measured in millimeters).....	30
48-ball TFBGA (8 mm x 11 mm) (measurements in millimeters).....	30
8. VERSION HISTORY .....	31

## 1. GENERAL DESCRIPTION

The W28F641, a 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can be operated at  $V_{DD} = 2.7V$  to  $3.6V$  and  $V_{PP} = 1.65V$  to  $3.6V$  or  $11.7V$  to  $12.3V$ . Its low voltage operation capability greatly extends battery life for portable applications.

The W28F641 provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time-consuming wait states. Furthermore, the configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program. Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

## 2. FEATURES

- 64M Density with 16Bit I/O Interface
- High-Performance Reads
  - 80/35 nS 8-Word Page Mode
- Configurative 4-Plane Dual Work
  - Flexible Partitioning
  - Read operations during Block Erase or (Page Buffer) Program
  - Status Register for Each Partition
- Low Power Operation
  - 2.7V Read and Write Operations
  - $V_{DDQ}$  for Input/Output Power Supply Isolation
  - Automatic Power Savings Mode Reduces ICCR in Static Mode
- Enhanced Code + Data Storage
  - 5  $\mu$ S Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
  - 16-Word Page Buffer
  - 5  $\mu$ S/ Word (Typ.) at 12V  $V_{PP}$
- Operating Temperature
  - $-40^{\circ}C$  to  $+85^{\circ}C$
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
  - Eight 4k-word Parameter Blocks
  - One hundred and twenty-seven 32k-word Main Blocks
  - Top or Bottom Parameter Location
- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset
  - Absolute Protection with  $V_{PP} \leq V_{PPLK}$
  - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 11  $\mu$ S/ Word (Typ.) Programming
  - 12V No Glue Logic 9  $\mu$ S/ Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
  - Common Flash Interface (CFI)
  - Basic Command Set
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- Chip-Size Packaging
  - 0.75 mm pitch 48-Ball TFBGA and 48-Pin TSOP
- ETOX™ Flash Technology

- No designed or rated as radiation hardened

\* ETOX is a trademark of Intel Corporation.

### 3. PIN CONFIGURATION




Figure 1. 0.75 mm pitch TFBGA 48-Ball and 48-Lead TSOP (Normal Bend) Pinout

Table 1. Pin Descriptions

SYMBOL	TYPE	NAME AND FUNCTION
A0 – A21	INPUT	<b>ADDRESS INPUTS:</b> Inputs for addresses. 64M: A0 – A21.
DQ0 – DQ15	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
#CE	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. #CE-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
#RESET	INPUT	<b>RESET:</b> When low ( $V_{IL}$ ), #RESET resets internal automation and inhibits write operations, which provides data protection. #RESET-high ( $V_{IH}$ ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. #RESET must be low during power-up/down.
#OE	INPUT	<b>OUTPUT ENABLE:</b> Gates the device's outputs during a read cycle.
#WE	INPUT	<b>WRITE ENABLE:</b> Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of #CE or #WE (whichever goes high first).
#WP	INPUT	<b>WRITE PROTECT:</b> When #WP is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When #WP is $V_{IH}$ , lock-down is disabled.
$V_{PP}$	INPUT	<b>MONITORING POWER SUPPLY VOLTAGE:</b> $V_{PP}$ is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying $12V \pm 0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In this mode, $V_{PP}$ is power supply pin. Applying $12V \pm 0.3V$ to $V_{PP}$ during erase/program can only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to $12V \pm 0.3V$ for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
$V_{DD}$	SUPPLY	<b>DEVICE POWER SUPPLY:</b> With $V_{DD} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{DD}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
$V_{DDQ}$	SUPPLY	<b>INPUT/OUTPUT POWER SUPPLY (2.7V to 3.6V):</b> Power supply for all input/output pins.
$V_{SS}$	SUPPLY	<b>GROUND:</b> Do not float any ground pins.



**Table 2. Simultaneous Operation Modes Allowed with Four Planes<sup>(1,2)</sup>**

IF ONE PARTITION IS:	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:										
	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X		X		X	X
Read ID/OTP	X	X	X	X	X	X		X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X		X		X	X
Word Program	X	X	X	X							X
Page Buffer Program	X	X	X	X							X
OTP Program			X								
Block Erase	X	X	X	X							
Full Chip Erase			X								
Program Suspend	X	X	X	X							X
Block Erase Suspend	X	X	X	X	X	X				X	

**Notes:**

- "X" denotes the operation available.
- Configurative Partition Dual Work Restrictions:  
 Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition.  
 Only one partition can be erased or programmed at a time - no command queuing.  
 Commands must be written to an address within the block targeted by that command.

BLOCK NUMBER		ADDRESS RANGE	BLOCK NUMBER		ADDRESS RANGE			
PLANE3 (PARAMETER PLANE)	134	4K-WORD	3FF000H - 3FFFFFFH	PLANE1 (UNIFORM PLANE)	63	32K-WORD	1F8000H - 1FFFFFFH	
	133	4K-WORD	3FE000H - 3FEFFFFH		62	32K-WORD	1F0000H - 1F7FFFFH	
	132	4K-WORD	3FD000H - 3FDFFFFH		61	32K-WORD	1E8000H - 1E7FFFFH	
	131	4K-WORD	3FC000H - 3FCFFFFH		60	32K-WORD	1E0000H - 1E7FFFFH	
	130	4K-WORD	3FB000H - 3FBFFFFH		59	32K-WORD	1D8000H - 1D7FFFFH	
	129	4K-WORD	3FA000H - 3FAFFFFH		58	32K-WORD	1D0000H - 1D7FFFFH	
	128	4K-WORD	3F9000H - 3F9FFFFH		57	32K-WORD	1C8000H - 1C7FFFFH	
	127	4K-WORD	3F8000H - 3F8FFFFH		56	32K-WORD	1C0000H - 1C7FFFFH	
	126	32K-WORD	3F0000H - 3F7FFFFH		55	32K-WORD	1B8000H - 1B7FFFFH	
	125	32K-WORD	3E0000H - 3EFFFFH		54	32K-WORD	1B0000H - 1B7FFFFH	
	124	32K-WORD	3E0000H - 3E7FFFFH		53	32K-WORD	1A8000H - 1A7FFFFH	
	123	32K-WORD	3D8000H - 3DFFFFH		52	32K-WORD	1A0000H - 1A7FFFFH	
	122	32K-WORD	3D0000H - 3D7FFFFH		51	32K-WORD	198000H - 197FFFFH	
	121	32K-WORD	3C8000H - 3CFFFFH		50	32K-WORD	190000H - 197FFFFH	
	120	32K-WORD	3C0000H - 3C7FFFFH		49	32K-WORD	188000H - 187FFFFH	
	119	32K-WORD	3B8000H - 3B7FFFFH		48	32K-WORD	180000H - 187FFFFH	
	118	32K-WORD	3B0000H - 3B7FFFFH		47	32K-WORD	178000H - 177FFFFH	
	117	32K-WORD	3A8000H - 3A7FFFFH		46	32K-WORD	170000H - 177FFFFH	
	116	32K-WORD	3A0000H - 3A7FFFFH		45	32K-WORD	168000H - 167FFFFH	
	115	32K-WORD	398000H - 397FFFFH		44	32K-WORD	160000H - 167FFFFH	
	114	32K-WORD	390000H - 397FFFFH		43	32K-WORD	158000H - 157FFFFH	
	113	32K-WORD	388000H - 387FFFFH		42	32K-WORD	150000H - 157FFFFH	
	112	32K-WORD	380000H - 387FFFFH		41	32K-WORD	148000H - 147FFFFH	
	111	32K-WORD	378000H - 377FFFFH		40	32K-WORD	140000H - 147FFFFH	
	110	32K-WORD	370000H - 377FFFFH		39	32K-WORD	138000H - 137FFFFH	
	109	32K-WORD	368000H - 367FFFFH		38	32K-WORD	130000H - 137FFFFH	
	108	32K-WORD	360000H - 367FFFFH		37	32K-WORD	128000H - 127FFFFH	
	107	32K-WORD	358000H - 357FFFFH		36	32K-WORD	120000H - 127FFFFH	
	106	32K-WORD	350000H - 357FFFFH		35	32K-WORD	118000H - 117FFFFH	
	105	32K-WORD	348000H - 347FFFFH		34	32K-WORD	110000H - 117FFFFH	
	104	32K-WORD	340000H - 347FFFFH		33	32K-WORD	108000H - 107FFFFH	
	103	32K-WORD	338000H - 337FFFFH		32	32K-WORD	100000H - 107FFFFH	
102	32K-WORD	330000H - 337FFFFH	PLANE0 (UNIFORM PLANE)		31	32K-WORD	0F8000H - 0FFFFFFH	
101	32K-WORD	328000H - 327FFFFH			30	32K-WORD	0F0000H - 0F7FFFFH	
100	32K-WORD	320000H - 327FFFFH			29	32K-WORD	0E8000H - 0E7FFFFH	
99	32K-WORD	318000H - 317FFFFH			28	32K-WORD	0E0000H - 0E7FFFFH	
98	32K-WORD	310000H - 317FFFFH			27	32K-WORD	0D8000H - 0D7FFFFH	
97	32K-WORD	308000H - 307FFFFH			26	32K-WORD	0D0000H - 0D7FFFFH	
96	32K-WORD	300000H - 307FFFFH			25	32K-WORD	0C8000H - 0C7FFFFH	
PLANE2 (UNIFORM PLANE)	95	32K-WORD			2F8000H - 2FFFFFFH	24	32K-WORD	0C0000H - 0C7FFFFH
	94	32K-WORD			2F0000H - 2F7FFFFH	23	32K-WORD	0B8000H - 0B7FFFFH
	93	32K-WORD			2E8000H - 2E7FFFFH	22	32K-WORD	0B0000H - 0B7FFFFH
	92	32K-WORD			2E0000H - 2E7FFFFH	21	32K-WORD	0A8000H - 0A7FFFFH
	91	32K-WORD			2D8000H - 2D7FFFFH	20	32K-WORD	0A0000H - 0A7FFFFH
	90	32K-WORD			2D0000H - 2D7FFFFH	19	32K-WORD	098000H - 097FFFFH
	89	32K-WORD			2C8000H - 2C7FFFFH	18	32K-WORD	090000H - 087FFFFH
	88	32K-WORD			2C0000H - 2C7FFFFH	17	32K-WORD	088000H - 087FFFFH
	87	32K-WORD			2B8000H - 2B7FFFFH	16	32K-WORD	080000H - 087FFFFH
	86	32K-WORD		2B0000H - 2B7FFFFH	15	32K-WORD	078000H - 077FFFFH	
	85	32K-WORD		2A8000H - 2A7FFFFH	14	32K-WORD	070000H - 077FFFFH	
	84	32K-WORD		2A0000H - 2A7FFFFH	13	32K-WORD	068000H - 067FFFFH	
	83	32K-WORD		298000H - 297FFFFH	12	32K-WORD	060000H - 067FFFFH	
	82	32K-WORD		290000H - 297FFFFH	11	32K-WORD	058000H - 057FFFFH	
	81	32K-WORD		288000H - 287FFFFH	10	32K-WORD	050000H - 057FFFFH	
	80	32K-WORD		280000H - 287FFFFH	9	32K-WORD	048000H - 047FFFFH	
	79	32K-WORD		278000H - 277FFFFH	8	32K-WORD	040000H - 047FFFFH	
	78	32K-WORD	270000H - 277FFFFH	7	32K-WORD	038000H - 037FFFFH		
	77	32K-WORD	268000H - 267FFFFH	6	32K-WORD	030000H - 037FFFFH		
	76	32K-WORD	260000H - 267FFFFH	5	32K-WORD	028000H - 027FFFFH		
	75	32K-WORD	258000H - 257FFFFH	4	32K-WORD	020000H - 027FFFFH		
	74	32K-WORD	250000H - 257FFFFH	3	32K-WORD	018000H - 017FFFFH		
	73	32K-WORD	248000H - 247FFFFH	2	32K-WORD	010000H - 017FFFFH		
	72	32K-WORD	240000H - 247FFFFH	1	32K-WORD	008000H - 007FFFFH		
71	32K-WORD	238000H - 237FFFFH	0	32K-WORD	000000H - 007FFFFH			
70	32K-WORD	230000H - 237FFFFH						
69	32K-WORD	228000H - 227FFFFH						
68	32K-WORD	220000H - 227FFFFH						
67	32K-WORD	218000H - 217FFFFH						
66	32K-WORD	210000H - 217FFFFH						
65	32K-WORD	208000H - 207FFFFH						
64	32K-WORD	200000H - 207FFFFH						

Figure 2.1 Top Parameter Memory Map

BLOCK NUMBER		ADDRESS RANGE	BLOCK NUMBER		ADDRESS RANGE		
<b>PLANE3 (UNIFORM PLANE)</b>	134	32K-WORD	3F8000H - 3FFFFFFH	<b>PLANE1 (UNIFORM PLANE)</b>	70	32K-WORD	1F8000H - 1FFFFFFH
	133	32K-WORD	3F0000H - 3F7FFFFH		69	32K-WORD	1F0000H - 1F7FFFFH
	132	32K-WORD	3E8000H - 3EFFFFFFH		68	32K-WORD	1E8000H - 1EFFFFFFH
	131	32K-WORD	3E0000H - 3E7FFFFH		67	32K-WORD	1E0000H - 1E7FFFFH
	130	32K-WORD	3D8000H - 3DFFFFFFH		66	32K-WORD	1D8000H - 1DFFFFFFH
	129	32K-WORD	3D0000H - 3D7FFFFH		65	32K-WORD	1D0000H - 1D7FFFFH
	128	32K-WORD	3C8000H - 3CFFFFFFH		64	32K-WORD	1C8000H - 1CFFFFFFH
	127	32K-WORD	3C0000H - 3C7FFFFH		63	32K-WORD	1C0000H - 1C7FFFFH
	126	32K-WORD	3B8000H - 3BFFFFFFH		62	32K-WORD	1B8000H - 1BFFFFFFH
	125	32K-WORD	3B0000H - 3B7FFFFH		61	32K-WORD	1B0000H - 1B7FFFFH
	124	32K-WORD	3A8000H - 3AFFFFFFH		60	32K-WORD	1A8000H - 1AFFFFFFH
	123	32K-WORD	3A0000H - 3A7FFFFH		59	32K-WORD	1A0000H - 1A7FFFFH
	122	32K-WORD	398000H - 39FFFFFFH		58	32K-WORD	198000H - 19FFFFFFH
	121	32K-WORD	390000H - 397FFFFH		57	32K-WORD	190000H - 197FFFFH
	120	32K-WORD	388000H - 38FFFFFFH		56	32K-WORD	188000H - 18FFFFFFH
	119	32K-WORD	380000H - 387FFFFH		55	32K-WORD	180000H - 187FFFFH
	118	32K-WORD	378000H - 37FFFFFFH		54	32K-WORD	178000H - 17FFFFFFH
	117	32K-WORD	370000H - 377FFFFH		53	32K-WORD	170000H - 177FFFFH
	116	32K-WORD	368000H - 36FFFFFFH		52	32K-WORD	168000H - 16FFFFFFH
	115	32K-WORD	360000H - 367FFFFH		51	32K-WORD	160000H - 167FFFFH
	114	32K-WORD	358000H - 35FFFFFFH		50	32K-WORD	158000H - 15FFFFFFH
	113	32K-WORD	350000H - 357FFFFH		49	32K-WORD	150000H - 157FFFFH
	112	32K-WORD	348000H - 34FFFFFFH		48	32K-WORD	148000H - 14FFFFFFH
	111	32K-WORD	340000H - 347FFFFH		47	32K-WORD	140000H - 147FFFFH
	110	32K-WORD	338000H - 33FFFFFFH		46	32K-WORD	138000H - 13FFFFFFH
	109	32K-WORD	330000H - 337FFFFH		45	32K-WORD	130000H - 137FFFFH
	108	32K-WORD	328000H - 32FFFFFFH		44	32K-WORD	128000H - 12FFFFFFH
	107	32K-WORD	320000H - 327FFFFH		43	32K-WORD	120000H - 127FFFFH
	106	32K-WORD	318000H - 31FFFFFFH		42	32K-WORD	118000H - 117FFFFH
	105	32K-WORD	310000H - 317FFFFH		41	32K-WORD	110000H - 117FFFFH
	104	32K-WORD	308000H - 30FFFFFFH		40	32K-WORD	108000H - 10FFFFFFH
	103	32K-WORD	300000H - 307FFFFH		39	32K-WORD	100000H - 107FFFFH
	<b>PLANE2 (UNIFORM PLANE)</b>	102	32K-WORD		2F8000H - 2FFFFFFH	<b>PLANE0 (PARAMETER PLANE)</b>	38
101		32K-WORD	2F0000H - 2F7FFFFH	37	32K-WORD		0F0000H - 0F7FFFFH
100		32K-WORD	2E8000H - 2EFFFFFFH	36	32K-WORD		0E8000H - 0EFFFFFFH
99		32K-WORD	2E0000H - 2E7FFFFH	35	32K-WORD		0E0000H - 0E7FFFFH
98		32K-WORD	2D8000H - 2DFFFFFFH	34	32K-WORD		0D8000H - 0DFFFFFFH
97		32K-WORD	2D0000H - 2D7FFFFH	33	32K-WORD		0D0000H - 0D7FFFFH
96		32K-WORD	2C8000H - 2CFFFFFFH	32	32K-WORD		0C8000H - 0CFFFFFFH
95		32K-WORD	2C0000H - 2C7FFFFH	31	32K-WORD		0C0000H - 0C7FFFFH
94		32K-WORD	2B8000H - 2BFFFFFFH	30	32K-WORD		0B8000H - 0BFFFFFFH
93		32K-WORD	2B0000H - 2B7FFFFH	29	32K-WORD		0B0000H - 0B7FFFFH
92		32K-WORD	2A8000H - 2AFFFFFFH	28	32K-WORD		0A8000H - 0AFFFFFFH
91		32K-WORD	2A0000H - 2A7FFFFH	27	32K-WORD		0A0000H - 0A7FFFFH
90		32K-WORD	298000H - 29FFFFFFH	26	32K-WORD		098000H - 09FFFFFFH
89		32K-WORD	290000H - 297FFFFH	25	32K-WORD		090000H - 097FFFFH
88		32K-WORD	288000H - 28FFFFFFH	24	32K-WORD		088000H - 087FFFFH
87		32K-WORD	280000H - 287FFFFH	23	32K-WORD		080000H - 087FFFFH
86		32K-WORD	278000H - 277FFFFH	22	32K-WORD		078000H - 077FFFFH
85		32K-WORD	270000H - 277FFFFH	21	32K-WORD		070000H - 077FFFFH
84		32K-WORD	268000H - 26FFFFFFH	20	32K-WORD		068000H - 06FFFFFFH
83		32K-WORD	260000H - 267FFFFH	19	32K-WORD		060000H - 067FFFFH
82		32K-WORD	258000H - 25FFFFFFH	18	32K-WORD		058000H - 05FFFFFFH
81		32K-WORD	250000H - 257FFFFH	17	32K-WORD		050000H - 057FFFFH
80		32K-WORD	248000H - 24FFFFFFH	16	32K-WORD		048000H - 04FFFFFFH
79		32K-WORD	240000H - 247FFFFH	15	32K-WORD		040000H - 047FFFFH
78		32K-WORD	238000H - 23FFFFFFH	14	32K-WORD		038000H - 03FFFFFFH
77		32K-WORD	230000H - 237FFFFH	13	32K-WORD		030000H - 037FFFFH
76		32K-WORD	228000H - 22FFFFFFH	12	32K-WORD		028000H - 027FFFFH
75		32K-WORD	220000H - 227FFFFH	11	32K-WORD		020000H - 027FFFFH
74		32K-WORD	218000H - 21FFFFFFH	10	32K-WORD		018000H - 017FFFFH
73		32K-WORD	210000H - 217FFFFH	9	32K-WORD		010000H - 017FFFFH
72		32K-WORD	208000H - 20FFFFFFH	8	32K-WORD		008000H - 007FFFFH
71		32K-WORD	200000H - 207FFFFH	7	4K-WORD		007000H - 007FFFFH
				6	4K-WORD		006000H - 006FFFFH
			5	4K-WORD	005000H - 005FFFFH		
			4	4K-WORD	004000H - 004FFFFH		
			3	4K-WORD	003000H - 003FFFFH		
			2	4K-WORD	002000H - 002FFFFH		
			1	4K-WORD	001000H - 001FFFFH		
			0	4K-WORD	000000H - 000FFFFH		

Figure 2.2 Bottom Parameter Memory Map



**Table 3. Identifier Codes and OTP Address for Read Operation**

	CODE	ADDRESS [A15 – A0]	DATA [DQ15 – DQ0]	NOTES
Manufacture Code	Manufacture Code	0000H	00B0H	1
Device Code	Top Parameter	0001H	00B0H	1, 2
	Bottom Parameter		00B1H	1, 2
Block Lock Configuration Code	Block is Unlocked	Block Address +2	DQ0 = 0	3
	Block is Locked		DQ0 = 1	3
	Block is not Locked-Down		DQ1 = 0	3
	Block is Locked-Down		DQ1 = 1	3
Device Configuration Code	Partition Configuration register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

**Notes:**

1. The address A21 – A16 are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.
2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).  
Top parameter device has its parameter blocks in the plane3 (The highest address).
3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.  
DQ15 – DQ2 are reserved for future implementation.
4. PCRC = Partition Configuration Register Code.
5. OTP-LK = OTP Block Lock configuration.
6. OTP = OTP Block data.

**Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup>**

PARTITION CONFIGURATION REGISTER <sup>(2)</sup>			ADDRESS (64M-bit device) [A21 – A16]
PCR.10	PCR.9	PCR.8	
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

**Notes:**

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).
2. Refer to Table 12 for the partition configuration register.






Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 5. Bus Operations (1, 2)

MODE	NOTE	#RESET	#CE	#OE	#WE	ADDRESS	V <sub>PP</sub>	DQ0 – 15
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	DOUT
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	High Z
Reset	3	V <sub>IL</sub>	X	X	X	X	X	High Z
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3, 4	X	See Table 3, 4
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	X	See Appendix
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	DIN

**Notes:**

1. Refer to DC Characteristics. When V<sub>PP</sub> ≤ V<sub>PPLK</sub>, memory contents can be read, but cannot be altered.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.
3. #RESET at V<sub>SS</sub> ±0.2V ensures the lowest power consumption.
4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when V<sub>PP</sub> = V<sub>PPH1/2</sub> and V<sub>DD</sub> = 2.7V to 3.6V.  
Command writes involving full chip erase are reliably executed when V<sub>PP</sub> = V<sub>PPH1</sub> and V<sub>DD</sub> = 2.7V to 3.6V.
5. Refer to Table 6 for valid DIN during a write operation.
6. Never hold #OE low and #WE low at the same timing.
7. Refer to Appendix for more information about query code.

Table 6. Command Definitions<sup>(11)</sup>

COMMAND	BUS CYCLES REQ'D.	NOTE	FIRST BUS CYCLE			SECOND BUS CYCLE		
			Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5, 9	Write	X	30H	Write	X	D0H
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	C0H	Write	OA	OD
Set Partition configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

**Notes:**

- Bus operations are defined in Table 5.
- All address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.  
X = Any valid address within the device.  
PA = Address within the selected partition.  
IA = Identifier codes address (See Table 3 and Table 4).  
QA = Query codes address. Refer to Appendix for details.  
BA = Address within the block being erased, set/cleared block lock bit or set block lock-down bit.  
WA = Address of memory location for the Program command or the first address for the Page Buffer Program command.  
OA = Address of OTP block to be read or programmed (See Figure 3).  
PCRC = Partition configuration register code presented on the address A0 – A15.
- ID = Data read from identifier codes. (See Table 3 and Table 4).  
QD = Data read from query database. Refer to Appendix for details.  
SRD = Data read from status register. See Table 10 and Table 11 for a description of the status register bits.  
WD = Data to be programmed at location WA. Data is latched on the rising edge of #WE or #CE (whichever goes high first) during command write cycles.  
OD = Data within OTP block. Data is latched on the rising edge of #WE or #CE (whichever goes high first) during command write cycles.  
N-1 = N is the number of the words to be loaded into a page buffer.
- Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when #RESET is VIH.
- Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.



7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix for details.
8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when #WP is  $V_{IL}$ . When #WP is  $V_{IH}$ , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
11. Commands other than those shown above are reserved by Winbond for future device implementations and should not be used.

**Table 7. Functions of Block Lock<sup>(5)</sup> and Block Lock-Down**

CURRENT STATE					ERASE/PROGRAM ALLOWED <sup>(2)</sup>
State	#WP	DQ1 <sup>(1)</sup>	DQ0 <sup>(1)</sup>	State Name	
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

**Notes:**

1. DQ0 = 1: a block is locked; DQ0 = 0: a block is unlocked.  
DQ1 = 1: a block is locked-down; DQ1 = 0: a block is not locked-down.
2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (#WP = 0) or [101] (#WP = 1), regardless of the states before power-off or reset operation.
4. When #WP is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.
5. OTP (One Time Program) block has the lock function, which is different from those described above.

**Table 8. Block Locking State Transitions upon Command Write<sup>(4)</sup>**

CURRENT STATE				RESULT AFTER LOCK COMMAND WRITTEN (NEXT STATE)		
State	#WP	DQ1	DQ0	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]
[011]	0	1	1	No Change	No Change	No Change
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>
[101]	1	0	1	No Change	[100]	[111]
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>
[111]	1	1	1	No Change	[110]	No Change



**Notes:**

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ0 = 0), the corresponding block is locked-down and automatically locked at the same time.
3. "No Change" means that the state remains unchanged after the command written.
4. In this state transitions table, assumes that #WP is not changed and fixed V<sub>IL</sub> or V<sub>IH</sub>.

**Table 9. Block Locking State Transitions upon #WP Transition<sup>(4)</sup>**

PREVIOUS STATE	CURRENT STATE				RESULT AFTER #WP TRANSITION (NEXT STATE)	
	State	#WP	DQ1	DQ0	#WP = 0→1 <sup>(1)</sup>	#WP = 1→0 <sup>(1)</sup>
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-
Other than [110] <sup>(2)</sup>					[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] <sup>(3)</sup>
-	[111]	1	1	1	-	[011]

**Notes:**

1. "#WP = 0→1" means that #WP is driven to V<sub>IH</sub> and "#WP = 1→0" means that #WP is driven to V<sub>IL</sub>.
2. State transition from the current state [011] to the next state depends on the previous state.
3. When #WP is driven to V<sub>IL</sub> in [110] state, the state changes to [011] and the blocks are automatically locked.
4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.



**Table 10. Status Register Definition**

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

<p>SR.15 – SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>SR.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy</p> <p>SR.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed</p> <p>SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase</p> <p>SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS) 1 = Error in (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program</p> <p>SR.3 = VPP STATUS (VPPS) 1 = VPP LOW Detect, Operation Abort 0 = VPP OK</p> <p>SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed</p> <p>SR.1 = DEVICE PROTECT STATUS (DPS) 1 = Erase or Program Attempted on a Locked Block, Operation Abort 0 = Unlocked</p> <p>SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p>	<p>NOTES:</p> <p>Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.</p> <p>Check SR.7 to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 – SR.1 are invalid while SR.7 = "0".</p> <p>If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of VPP level. The WSM interrogates and indicates the VPP level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when VPP ≠ VPPH1, VPPH2 or VPPLK.</p> <p>SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.</p> <p>SR.15 – SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.</p>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



**Table 11. Extended Status Register Definition**

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
<p>XSR.15 – 8 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>XSR.7 = STATE MACHINE STATUS (SMS)            1 = Page Buffer Program available            0 = Page Buffer Program not available</p> <p>XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p>				<p>NOTES:</p> <p>After issue a Page Buffer Program command (E8H), XSR.7 = "1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.</p> <p>XSR.15 – 8 and XSR.6 – 0 are reserved for future use and should be masked out when polling the extended status register.</p>			



**Table 12. Partition Configuration Register Definition**

R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

<p>PCR.15 – 11 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>PCR.10 – 8 = PARTITION CONFIGURATION (PC2-0)                  000 = No partitioning. Dual Work is not allowed.                  001 = Plane1-3 are merged into one partition.                  (default in a bottom parameter device)                  010 = Plane 0 – 1 and Plane2 – 3 are merged into one partition respectively.                  100 = Plane 0 – 2 are merged into one partition.                  (default in a top parameter device)                  011 = Plane 2 – 3 are merged into one partition.                  There are three partitions in this configuration.                  Dual work operation is available between any two partitions.                  110 = Plane 0 – 1 are merged into one partition.                  There are three partitions in this configuration.                  Dual work operation is available between any two partitions.                  101 = Plane 1 – 2 are merged into one partition.                  There are three partitions in this configuration.                  Dual work operation is available between any two partitions.</p>	<p>111 = There are four partitions in this configuration.                  Each plane corresponds to each partition respectively.                  Dual work operation is available between any two partitions.</p> <p>PCR.7 – 0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p style="text-align: center;">NOTES:</p> <p>After power-up or device reset, PCR10 – 8 (PC2 – 0) is set to "001" in a bottom parameter device and "100" in a top parameter device.</p> <p>See Figure 4 for the detail on partition configuration.</p> <p>PCR.15 – 11 and PCR.7 – 0 are reserved for future use and should be masked out when checking the partition configuration register.</p>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------









PC2	PC1	PC0	PARTITIONING FOR DUAL WORK				PC2	PC1	PC0	PARTITIONING FOR DUAL WORK			
0	0	0	PARTITION0 				0	1	1	PARTITION2 PARTITION1 PARTITION0 			
0	0	1	PARTITION1 PARTITION0 				1	1	0	PARTITION2 PARTITION1 PARTITION0 			
0	1	0	PARTITION1 PARTITION0 				1	0	1	PARTITION2 PARTITION1 PARTITION0 			
1	0	0	PARTITION1 PARTITION0 				1	1	1	PARTITION3 PARTITION2 PARTITION1 PARTITION0 			

Figure 4. Partition Configuration



## 4. ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings\*

Operating Temperature	
During Read, Erase and Program .....	-40°C to +85°C <sup>(1)</sup>
Storage Temperature	
During under Bias .....	-40°C to +85°C
During non Bias .....	-65°C to +125°C
Voltage On Any Pin	
(except V <sub>DD</sub> and V <sub>PP</sub> ) .....	-0.5V to V <sub>DD</sub> +0.5V <sup>(2)</sup>
V <sub>DD</sub> and V <sub>DDQ</sub> Supply Voltage.....	-0.2V to +3.9V <sup>(2)</sup>
V <sub>PP</sub> Supply Voltage.....	-0.2V to +12.6V <sup>(2,3,4)</sup>
Output Short Circuit Current.....	100 mA <sup>(5)</sup>

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

#### Notes:

- Operating temperature is for extended temperature product defined by this specification.
- All specified voltages are with respect to V<sub>SS</sub>. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>DD</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20 nS. Maximum DC voltage on input/output pins is V<sub>DD</sub> +0.5V, which, during transitions, may overshoot to V<sub>DD</sub> +2.0V for periods <20 nS.
- Maximum DC voltage on V<sub>PP</sub> may overshoot to +13.0V for periods <20 nS.
- V<sub>PP</sub> erase/program voltage is normally 2.7V to 3.6V. Applying 11.7V to 12.3V to V<sub>PP</sub> during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V<sub>PP</sub> may be connected to 11.7V to 12.3V for a total of 80 hours maximum.
- Output shorted for no more than one second. No more than one output shorted at a time.

### Operating Conditions

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTE
Operating Temperature	TA	-40	+25	+85	°C	
V <sub>DD</sub> Supply Voltage	V <sub>DD</sub>	2.7	3.0	3.6	V	1
I/O Supply Voltage	V <sub>DDQ</sub>	2.7	3.0	3.6	V	1
V <sub>PP</sub> Voltage when Used as a Logic Control	V <sub>PPH1</sub>	1.65	3.0	3.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PPH2</sub>	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V <sub>PP</sub> = V <sub>PPH1</sub>		100,000			Cycles	
Parameter Block Erase Cycling: V <sub>PP</sub> = V <sub>PPH1</sub>		100,000			Cycles	
Main Block Erase Cycling: V <sub>PP</sub> = V <sub>PPH2</sub> , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V <sub>PP</sub> = V <sub>PPH2</sub> , 80 hrs.				1,000	Cycles	
Maximum V <sub>PP</sub> hours at V <sub>PPH2</sub>				80	Hours	

#### Notes:

- See DC Characteristics tables for voltage range-specific specification.
- Applying V<sub>PP</sub> = 11.7V to 12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V<sub>PP</sub> = 11.7V to 12.3V is not allowed and can cause damage to the device.



## Capacitance<sup>(1)</sup>

TA = +25° C, f = 1 MHz

PARAMETER	SYM.	TYP.	MAX.	UNIT	CONDITION
Input Capacitance	CIN	6	8	pF	VIN = 0.0V
Output Capacitance	COU	10	12	pF	VOU = 0.0V

Note: Sampled, not 100% tested.

## AC Input/Output Test Conditions




Figure 5. Transient Input/Output Reference Waveform for VDD = 2.7V to 3.6V




Figure 6. Transient Equivalent Testing Load Circuit

Table 13. Configuration Capacitance Loading Value

TEST CONFIGURATION	CL(PF)
V <sub>DD</sub> = 2.7V to 3.6V	50

## DC Characteristics

PARAMETER	SYM.	TEST CONDITIONS	V <sub>DD</sub> = 2.7V to 3.6V			UNIT
			Min.	Typ.	Max.	
Input Load Current (note 1)	I <sub>LI</sub>	V <sub>DD</sub> = V <sub>DD</sub> Max., V <sub>DDQ</sub> = V <sub>DDQ</sub> Max., V <sub>IN</sub> /V <sub>OUT</sub> = V <sub>DDQ</sub> or V <sub>SS</sub>	-1.0		+1.0	μA
Output Leakage Current (note1)	I <sub>LO</sub>		-1.0		+1.0	μA
V <sub>DD</sub> Standby Current (note 1)	I <sub>CCS</sub>	V <sub>DD</sub> = V <sub>DD</sub> Max. #CE = #RESET = V <sub>DDQ</sub> ±0.2V, #WP = V <sub>DDQ</sub> or V <sub>SS</sub>		4	20	μA
V <sub>DD</sub> Automatic Power Saving Current (note 1, 4)	I <sub>CCAS</sub>	V <sub>DD</sub> = V <sub>DD</sub> Max. #CE = V <sub>SS</sub> ±0.2V, #WP = V <sub>DDQ</sub> or V <sub>SS</sub>		4	20	μA
V <sub>DD</sub> Reset Power-Down Current (note 1)	I <sub>CCD</sub>	#RESET = V <sub>SS</sub> ±0.2V		4	20	μA
Average V <sub>DD</sub> Read Current Normal Mode (note1, 7)	I <sub>CCR</sub>	V <sub>DD</sub> = V <sub>DD</sub> Max., #CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> , f = 5 MHz		15	25	mA
Average V <sub>DD</sub> Read Current Page Mode (note1, 7)			8 Word Read		5	10
V <sub>DD</sub> (Page Buffer) Program Current (note 1, 5, 7)	I <sub>CCW</sub>	V <sub>PP</sub> = V <sub>PPH1</sub>		20	60	mA
		V <sub>PP</sub> = V <sub>PPH2</sub>		10	20	mA
V <sub>DD</sub> Block Erase, Full Chip Erase Current (note 1, 5, 7)	I <sub>CCE</sub>	V <sub>PP</sub> = V <sub>PPH1</sub>		10	30	mA
		V <sub>PP</sub> = V <sub>PPH2</sub>		10	30	mA
V <sub>DD</sub> (Page Buffer) Program or Block Erase Suspend Current (note 1, 2, 7)	I <sub>CCWS</sub> I <sub>CCES</sub>	#CE = V <sub>IH</sub>		10	200	μA
V <sub>PP</sub> Standby or Read Current (note 1, 6, 7)	I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> ≤ V <sub>DD</sub>		2	5	μA
V <sub>PP</sub> (Page Buffer) Program Current (note 1, 5, 6, 7)	I <sub>PPW</sub>	V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
		V <sub>PP</sub> = V <sub>PPH2</sub>		10	30	mA
V <sub>PP</sub> Block Erase, Full Chip Erase Current (note 1, 5, 6, 7)	I <sub>PPE</sub>	V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
		V <sub>PP</sub> = V <sub>PPH2</sub>		5	15	mA
V <sub>PP</sub> (Page Buffer) Program Suspend Current (note 1, 6, 7)	I <sub>PPWS</sub>	V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
		V <sub>PP</sub> = V <sub>PPH2</sub>		10	200	μA
V <sub>PP</sub> Block Erase Suspend Current (note 1, 6, 7)	I <sub>PPES</sub>	V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
		V <sub>PP</sub> = V <sub>PPH2</sub>		10	200	μA



DC Characteristics, continued

PARAMETER	SYM.	TEST CONDITIONS	V <sub>DD</sub> = 2.7V – 3.6V			UNIT
			Min.	Typ.	Max.	
Input Low Voltage (note 5)	V <sub>IL</sub>		-0.4		0.4	V
Input High Voltage (note 5)	V <sub>IH</sub>		2.4		V <sub>DDQ</sub> +0.4	V
Output Low Voltage (note 5)	V <sub>OL</sub>	V <sub>DD</sub> = V <sub>DD</sub> Min., V <sub>DDQ</sub> = V <sub>DDQ</sub> Min., I <sub>OL</sub> = 100 μA			0.2	V
Output High Voltage (note 5)	V <sub>OH</sub>	V <sub>DD</sub> = V <sub>DD</sub> Min., V <sub>DDQ</sub> = V <sub>DDQ</sub> Min., I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> -0.2			V
V <sub>PP</sub> Lockout during Normal Operations (note 3, 5, 6)	V <sub>PPLK</sub>				0.4	V
V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations (note 6)	V <sub>PPH1</sub>		1.65	3.0	3.6	V
V <sub>PP</sub> during Block Erase, (Page Buffer) Program or OTP Program Operations (note 6)	V <sub>PPH2</sub>		11.7	12	12.3	V
V <sub>DD</sub> Lockout Voltage	V <sub>LKO</sub>		1.5			V

**Notes:**

- All currents are in RMS unless otherwise noted. Typical values are the reference values at V<sub>DD</sub> = 3.0V and T<sub>A</sub> = +25° C unless V<sub>DD</sub> is specified.
- I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>.
- Block erases, full chip erase, (page buffer) program and OTP program are inhibited when V<sub>PP</sub> ≤ V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPLK</sub> (max.) and V<sub>PPH1</sub> (min.), between V<sub>PPH1</sub> (max.) and V<sub>PPH2</sub> (min.) and above V<sub>PPH2</sub> (max.).
- The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVQV</sub>) provide new data when address are changed.
- Sampled, not 100% tested.
- V<sub>PP</sub> is not used for power supply pin. With V<sub>PP</sub> ≤ V<sub>PPLK</sub>, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.  
Applying 12V ±0.3V to V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V<sub>DD</sub> power bus.  
Applying 12V ±0.3V to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to 12V ±0.3V for a total of 80 hours maximum.
- The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.



## AC Characteristics - Read-only Operations(1)

$V_{DD} = 2.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$

PARAMETER	SYM.	MIN.	MAX.	UNIT
Read Cycle Time	$t_{AVAV}$	80		nS
Address to Output Delay	$t_{AVQV}$		80	nS
#CE to Output Delay (note 3)	$t_{ELQV}$		80	nS
Page Address Access Time	$t_{APA}$		35	nS
#OE to Output Delay (note 3)	$t_{GLQV}$		20	nS
#RESET High to Output Delay	$t_{PHQV}$		150	nS
#CE or #OE to Output in High Z, whichever Occurs First (note 2)	$t_{EHQZ}, t_{GHQZ}$		20	nS
#CE to Output in Low Z (note 2)	$t_{ELQX}$	0		nS
#OE to Output in Low Z (note 2)	$t_{GLQX}$	0		nS
Output Hold from first Occurring Address, #CE or #OE Change (note 2)	$t_{OH}$	0		nS
Address Setup to #CE, #OE, Going Low for Reading Status Register (note 4,6)	$t_{AVEL}, t_{AVGL}$	10		nS
Address Hold from #CE, #OE, Going Low for Reading Status Register (note 5,6)	$t_{ELAX}, t_{GLAX}$	30		nS
#CE, #OE Pulse Width High for Reading Status Register (note 6)	$t_{EHEL}, t_{GHGL}$	30		nS

### Notes:

1. See AC Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.
2. Sampled, not 100% tested.
3. #OE may be delayed up to  $t_{ELQV}$  to  $t_{GLQV}$  after the falling edge of #CE without impact to  $t_{ELQV}$ .
4. Address setup time ( $t_{AVEL}$  to  $t_{AVGL}$ ) is defined from the falling edge of #CE or #OE (whichever goes low last).
5. Address hold time ( $t_{ELAX}$  to  $t_{GLAX}$ ) is defined from the falling edge of #CE or #OE (whichever goes low last).
6. Specifications  $t_{AVEL}$ ,  $t_{AVGL}$ ,  $t_{ELAX}$ ,  $t_{GLAX}$ , and  $t_{EHEL}$ ,  $t_{GHGL}$  for read operations apply to only status register read operations.




Figure 7. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier codes, OTP Block or Query Code




Figure 8. AC Waveform for Asynchronous Page Mode Read Operations from Main Blocks or Parameter Blocks



## AC Characteristics - Write Operations(1, 2)

$V_{DD} = 2.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Write Cycle Time	$t_{AVAV}$	80		nS
#RESET High Recovery to #WE(#CE) Going Low (note 3)	$t_{PHWL}(t_{PHEL})$	150		nS
#CE(#WE) Setup to #WE(#CE) Going Low	$t_{ELWL}(t_{WLEL})$	0		nS
#WE(#CE) Pulse Width (note 4)	$t_{WLWH}(t_{ELEH})$	50		nS
Data Setup to #WE(#CE) Going High (note 8)	$t_{DVVWH}(t_{DVEH})$	40		nS
Address Setup to #WE(#CE) Going High (note 8)	$t_{AVVWH}(t_{AVEH})$	50		nS
#CE(#WE) Hold from #WE(#CE) High	$t_{WHEH}(t_{EHWH})$	0		nS
Data Hold from #WE(#CE) High	$t_{WHDX}(t_{EHDX})$	0		nS
Address Hold from #WE(#CE) High	$t_{WHAX}(t_{EHAX})$	0		nS
#WE(#CE) Pulse Width High (note 5)	$t_{WHWL}(t_{EHLEL})$	30		nS
#WP High Setup to #WE(#CE) Going High (note 3)	$t_{SHWH}(t_{SHEH})$	0		nS
$V_{PP}$ Setup to #WE(#CE) Going High (note 3)	$t_{VVVWH}(t_{VVEH})$	200		nS
Write Recovery before Read	$t_{WHGL}(t_{EHGL})$	30		nS
#WP High Hold from Valid SRD (note 3,6)	$t_{QVSL}$	0		nS
$V_{PP}$ Hold from Valid SRD (note 3,6)	$t_{QVVL}$	0		nS
#WE(#CE) High to SR.7 Going "0" (note 3,7)	$t_{WHR0}(t_{EHR0})$		$t_{AVQV}+50$	nS

### Notes:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
2. A write operation can be initiated and terminated with either #CE or #WE.
3. Sampled, not 100% tested.
4. Write pulse width ( $t_{WP}$ ) is defined from the falling edge of #CE or #WE (whichever goes low last) to the rising edge of #CE or #WE (whichever goes high first). Hence,  $t_{WP} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$ .
5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of #CE or #WE (whichever goes high first) to the falling edge of #CE or #WE (whichever goes low last). Hence,  $t_{WPH} = t_{WHWL} = t_{EHLEL} = t_{WHEL} = t_{EHWL}$ .
6.  $V_{PP}$  should be held at  $V_{PP} = V_{PPH1/2}$  until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5 = 0) and held at  $V_{PP} = V_{PPH1}$  until determination of full chip erase success (SR.1/3/5 = 0).
7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command =  $t_{AVQV}+100$  nS.
8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.




Figure 9. AC Waveform for Write Operations

**Notes:**

1. VDD power-up and standby.
2. Write each first cycle command.
3. Write each second cycle command or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. For read operation, #OE and #CE must be driven active, and #WE de-asserted.



## Reset Operations




Figure 10. AC Waveform for Reset Operation

## Reset AC Specifications

$V_{DD} = 2.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$

PARAMETER	SYM.	MIN.	MAX.	UNIT
#RESET Low to Reset during Read (#RESET should be low during power-up.) (note 1, 2, 3)	$t_{PLPH}$	100		nS
#RESET Low to Reset during Erase or Program (note 1, 3, 4)	$t_{PLRH}$		22	$\mu$ S
$V_{DD}$ 2.7V to #RESET High (note 1, 3, 5)	$t_{2VPH}$	100		nS
$V_{DD}$ 2.7V to Output Delay (note 3)	$t_{VHQP}$		1	mS



**Notes:**

1. A reset time,  $t_{PHQV}$ , is required from the later of SR.7 going "1" or #RESET going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for  $t_{PHQV}$ .
2.  $t_{PLPH}$  is <100 nS the device may still reset but this is not guaranteed.
3. Sampled, not 100% tested.
4. If #RESET asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100 nS.
5. When the device power-up, holding #RESET low minimum 100ns is required after  $V_{DD}$  has been in predefined range and also has been in stable there.

## Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance<sup>(3)</sup>

$V_{DD} = 2.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$

PARAMETER	SYM.	PAGE BUFFER COMMAND IS USED OR NOT USED	$V_{PP} = V_{PPH1}$ (IN SYSTEM)			$V_{PP} = V_{PPH2}$ (IN MANUFACTURING)			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX. <sup>(2)</sup>	MIN.	TYP. <sup>(1)</sup>	MAX. <sup>(2)</sup>	
4K-Word Parameter Block Program Time (note 2)	$t_{WPB}$	Not Used		0.05	0.3		0.04	0.12	S
		Used		0.03	0.12		0.02	0.06	S
32K-Word Main Block Program Time (note 2)	$t_{WMB}$	Not Used		0.38	2.4		0.31	1.0	S
		Used		0.24	1.0		0.17	0.5	S
Word Program Time (note 2)	$t_{WHQV1}/$ $t_{EHQV1}$	Not Used		11	200		9	185	$\mu$ S
		Used		7	100		5	90	$\mu$ S
OTP Program Time (note 2)	$t_{WHOV1}/$ $t_{EHOV1}$	Not Used		36	400		27	185	$\mu$ S
4K-Word Parameter Block Erase Time (note 2)	$t_{WHQV2}/$ $t_{EHQV2}$	-		0.3	4		0.2	4	S
32K-Word Main Block Erase Time (note 2)	$t_{WHQV3}/$ $t_{EHQV3}$	-		0.6	5		0.5	5	S
Full Chip Erase Time (note 2)				80	700				S
(Page Buffer) Program Suspend Latency Time to Read (note 4)	$t_{WHRH1}/$ $t_{EHRH1}$	-		5	10		5	10	$\mu$ S
Block Erase Suspend Latency Time to Read (note 4)	$t_{WHRH2}/$ $t_{EHRH2}$	-		5	20		5	20	$\mu$ S
Latency Time from Block Erase Resume Command to Block Erase Suspend Command (note 5)	$T_{ERES}$	-	500			500			$\mu$ S

**Notes:**

1. Typical values measured at  $V_{DD} = 3.0V$ ,  $V_{PP} = 3.0V$  or  $12V$ , and  $T_A = +25^{\circ}C$ . Assumes corresponding lock bits are not set. Subject to change based on device characterization.
2. Excludes external system-level overhead.
3. Sampled, but not 100% tested.



4. A latency time is required from writing suspend command (#WE or #CE going high) until SR.7 going "1".
5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than  $t_{ERES}$  and its sequence is repeated, the block erase operation may not be finished.

## 5. ADDITIONAL INFORMATION

### Recommended Operating Conditions

#### At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



**Rise and Fall Time**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
V <sub>DD</sub> Rise Time (note 1)	t <sub>VR</sub>	0.5	30000	μS/ V
Input Signal Rise Time (note1, 2)	t <sub>R</sub>		1	μS/ V
Input Signal Fall Time (note1, 2)	t <sub>F</sub>		1	μS/ V

**Notes:**

1. Sampled, not 100% tested.
2. This specification is applied for not only the device power-up but also the normal operations.

**Glitch Noises**

Do not input the glitch noises which are below V<sub>IH</sub> (Min.) or above V<sub>IL</sub> (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for V<sub>IH</sub> (Min.) and V<sub>IL</sub> (Max.).



## 6. ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING TEMPERATURE (°C)	BOOT BLOCK	PACKAGE
W28F641BT80L	80	-40° C to 85° C	Bottom Boot	48-Pin TSOP
W28F641BB80L	80	-40° C to 85° C	Bottom Boot	48-Ball TFBGA
W28F641TT80L	80	-40° C to 85° C	Top Boot	48-Pin TSOP
W28F641TB80L	80	-40° C to 85° C	Top Boot	48-Ball TFBGA


**Notes:**

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




7. PACKAGE DIMENSIONS

48-pin Standard Thin Small Outline Package (measured in millimeters)



48-ball TFBGA (8 mm x 11 mm) (measurements in millimeters)





## 8. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Jan. 7, 2003	-	Initial Issued
A2	Feb. 17, 2003	29	Modify TFBGA Package Dimension drawing
A3	March 27, 2003	All	Typo Correction



### Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5665577  
<http://www.winbond.com.tw/>

### Taipei Office

9F, No.480, Rueiguang Rd.,  
Neihu District, Taipei, 114,  
Taiwan, R.O.C.  
TEL: 886-2-8177-7168  
FAX: 886-2-8751-3579

### Winbond Electronics Corporation America

2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441798

### Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18  
Shinyokohama Kohoku-ku,  
Yokohama, 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

### Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,  
200336 China  
TEL: 86-21-62365999  
FAX: 86-21-62365998

### Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.  
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*

Publication Release Date: March 27, 2003

Revision A3