


WNMD2174

Dual N-Channel, 12V, 6A, Power MOSFET

V_{SSS} (V)	Typ $R_{SS(on)}$ (mΩ)
12	19@ $V_{GS}=4.5V$
	20@ $V_{GS}=4.0V$
	21@ $V_{GS}=3.8V$
	22@ $V_{GS}=3.1V$
	25@ $V_{GS}=2.5V$
ESD Rating:2000V HBM	

www.sh-willsemi.com




Descriptions

The WNMD2174 is Dual N-Channel enhancement MOS Field Effect Transistor and connecting the Drains on the circuit board is not required because the Drains of the MOSFET1 and the MOSFET2 are internally connected. Uses advanced trench technology and design to provide excellent $R_{SS(ON)}$ with low gate charge. This device is designed for Lithium-Ion battery protection circuit. The WNMD2174 is available in CSP 4L package. Standard Product WNMD2174 is Pb-free and Halogen-free.

Features

- Trench Technology
- Supper high density cell design
- Excellent ON resistance for higher DC current
- Extremely Low Threshold Voltage
- Small package CSP 4L

CSP 4L



1: Source 1 74 = Device Code

2: Gate 1 Y = Year

3: Gate 2 W = Week (A~Z)

4: Source 2

Pin configuration (TOP view)&Marking

Order information

Device	Package	Shipping
WNMD2174-4/TR	CSP 4L	3000/Reel&Tape

Applications


- Lithium-Ion battery protection circuit


Absolute Maximum ratings

Parameter	Symbol	10 s	Steady State	Unit
Source to Source Voltage ($V_{GS} = 0 \text{ V}$)	V_{SSS}	12	± 10	V
Gate to Source Voltage ($V_{SS} = 0 \text{ V}$)	V_{GSS}			
Source Current (pulse) ^{Note.c}	$I_{S(\text{pulse})}$	60	A	
Source Current (DC)	I_S	6	A	
Channel Temperature	T_{ch}	150		°C
Storage Temperature Range	T_{stg}	-55 to 150		°C





Note.c PW≤10μs, duty cycle≤1%;




Both the FET1 and the FET2 are measured. Test circuits are example of measuring the FET1 side.




TEST CIRCUIT 5 $R_{SS(on)}$
 V_{SS}/I_S

TEST CIRCUIT 6 $V_{F(S-S)}$


When FET1 is measured,
FET2 is added $V_{GS} +4.5\text{ V}$.


TEST CIRCUIT 7
 C_{iss}

 C_{oss}

 C_{rss}

TEST CIRCUIT 8 $t_{d(on)}, t_r, t_{d(off)}, t_f$


 $\tau = 1\ \mu\text{s}$
Duty Cycle $\leq 1\%$

TEST CIRCUIT 9 Q_G


Typical Characteristics ($T_a=25^\circ\text{C}$, unless otherwise noted)



**SOURCE CURRENT vs.
SOURCE TO SOURCE VOLTAGE**




**SOURCE TO SOURCE ON-STATE RESISTANCE vs.
SOURCE CURRENT**




**SOURCE TO SOURCE ON-STATE RESISTANCE vs.
CHANNEL TEMPERATURE**




**SOURCE TO SOURCE ON-STATE RESISTANCE vs.
GATE TO SOURCE VOLTAGE**




**GATE TO SOURCE CUT-OFF VOLTAGE vs.
CHANNEL TEMPERATURE**




CAPACITANCE vs. SOURCE TO SOURCE VOLTAGE





SOURCE TO SOURCE DIODE FORWARD VOLTAGE






FORWARD TRANSFER CHARACTERISTICS



DYNAMIC INPUT CHARACTERISTICS

Package outline dimensions (Unit:um)
CSP-4L

TOP VIEW
BOTTOM VIEW

SIDE VIEW

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.33	0.37	0.42
A1	0.13	0.15	0.17
A2	0.18	0.20	0.22
A3	0.02	—	0.030
D	1.43	1.46	1.49
E	1.43	1.46	1.49
e1		0.65 Typ.	
e2		0.65 Typ.	
d	0.26	0.28	0.30

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch <input type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm <input type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm <input checked="" type="checkbox"/> 4mm <input type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1 <input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4