	Α	PPLI	CA	TION NOTE	
Α	V	А	Ι	LABLE	

Application Brief

iAPX88/188, MCS 196, MCS51 Compatible*

64K

X88064

8192 x 8 Bit


E² Microcontroller Peripheral

- Block Lock Write Control
 —Eight 1K Byte Blocks
 - Lockable Independently or in Combination
- Multiplexed Address/Data Bus
 Direct Interface to Popular Microcontrollers
- High Performance CMOS
 - -Fast Access Times, 60ns and 80 ns
 - -Low Power
 - 30mA Active Maximum
 - 150µA Standby Maximum
- Software Data Protection
- Toggle Bit Polling
 - -Early End of Write Detection
- Page Mode Write
 - -Allows up to 32 Bytes to be Written in One Write Cycle


DESCRIPTION

The X88064 is a high speed byte wide microperipheral device with eight 1K byte blocks of E²PROM and can be directly connected to industry standard high performance microprocessors. This peripheral provides two levels of memory write control, the standard Software Data Program (SDP) control and Block Lock.

Block Lock provides a higher level of memory write control above SDP. This allows the software developer to partition any or all of the eight 1K byte blocks as In-Circuit Programmable ROM (ICPROM). Once locked, a block of memory must first be unlocked before being written. Not even a write operation using the SDP sequence will change the contents of a locked block. Since a distinct, 6 byte, software command sequence locks and unlocks the memory, the software developer has complete control of the memory contents.



Software Data Program Control provides a lower level of memory write management. SDP controls write operations to the entire memory. When enabled, the host microprocessor must send a special 3 byte command sequence before any byte or page writes to unlocked locations in the memory.



PIN NAMES

PIN NAME	I/O	DESCRIPTION
PSEN	I	Content of E^2 memory can be read by lowering the \overrightarrow{PSEN} and holding both \overrightarrow{RD} and \overrightarrow{WR} HIGH. The device then places on the data bus $(AD_0 - AD_7)$ the contents of E^2 memory at the latched address.
A ₈ -A ₁₂	Ι	Non-multiplexed high-order Address Bus inputs for the upper byte of the address.
AD ₀ -AD ₇	I/O	Multiplexed low-order Address and Data Bus. The addresses are latched when ALE makes a HIGH to LOW transition.
WR	I	During a byte/page write cycle \overline{WR} is brought LOW while \overline{RD} is held HIGH and the data is placed on the bus. The rising edge of \overline{WR} latches data into the device.
RD	Ι	The \overline{RD} input is active LOW and is used to read content of the E^2 memory at the latched address. Both \overline{PSEN} an \overline{WR} signals must be held HIGH during \overline{RD} controlled read operation.
WC	I	$\overline{\text{WC}}$ input has to be held LOW during a write cycle. It can be permanently tied HIGH in order to disable write to the E ² memory. Taking $\overline{\text{WC}}$ HIGH prior to t _{BLC} (100ns, the time delay from the last write cycle to the start of internal programming cycle) will inhibit the write operation.
CE	Ι	The device select (\overline{CE}) is an active LOW input. This signal has to be asserted prior to ALE HIGH to LOW transition in order to generate a valid internal device select signal. Holding this pin HIGH and ALE LOW will place the device in standby mode.
ALE	Ι	Address Latch Enable input is used to latch the addresses present on the address lines A_8-A_{12} and AD_0-AD_7 into the device. The addresses are latched when ALE transitions from HIGH to LOW.

PRINCIPLES OF OPERATION

The X88064 is a highly integrated peripheral device for a wide variety of single-chip microcontrollers. The X88064 provides 8K bytes of E²PROM which can be used either for Program Storage, Data Storage, or a combination of both, in systems based upon Harvard (80XX) architectures. The X88064 incorporates the interface circuitry normally needed to decode the control signals and demultiplex the Address/Data bus to provide a "Seamless" interface.

The interface inputs on the X88064 are configured such that it is possible to directly connect them to the proper interface signals of the appropriate single-chip microcontroller. In the Harvard type system, the reading of data from the chip is controlled either by the PSEN or the RD signal, which essentially maps the X88064 into both the Program and the Data Memory address map.

The X88064 also features an advanced implementation of the Software Data Protection scheme, called Block Lock, which allows the device to be broken into 8 independent sections of 1K bytes. Each of these sections can be independently enabled for write operations; thereby allowing certain sections of the device to be secured so that updates can only occur in a controlled environment (e.g. in an automotive application, only at an authorized service center). The desired set-up configuration is stored in a nonvolatile register, ensuring the configuration data will be maintained after the device is powered down.

The X88064 also features a Write Control input (\overline{WC}), which serves as an external control over the completion of a previously initiated page load cycle.

The X88064 also features the industry standard E²PROM characteristics such as byte or page mode write and Toggle Bit Polling.

DEVICE OPERATION MODES

Mixed Program/Data Memory

By properly assigning the address space, a single X88064 can be used as both the Program and Data Memory. This would be accomplished by connecting all of the Microcontroller control outputs to the corresponding inputs of the X88064.

The Data Storage can be fully protected by enabling Block Lock Control.

Program Memory Mode

This mode of operation is read-only. The \overrightarrow{PSEN} and \overrightarrow{ALE} inputs of the X88064 are tied directly to the \overrightarrow{PSEN} and ALE outputs of the microcontroller. The \overrightarrow{RD} and \overrightarrow{WR} inputs are tied HIGH.

When ALE is HIGH, the A/D₀–A/D₇ and A₈–A₁₂ addresses flow into the device. The addresses, both low and high order, are latched when ALE transitions LOW (V_{IL}). **PSEN** will then go LOW and after t_{PLDV}, valid data is presented on the A/D₀–A/D₇ pins. \overline{CE} must be LOW during the entire operation.

Data Memory Mode

This mode of operation allows both read and write functions. The \overline{PSEN} input is tied to V_{IH} or to V_{CC} through a pull-up resistor. The ALE, \overline{RD} , and \overline{WR} inputs are tied directly to the microcontroller's ALE, \overline{RD} , and \overline{WR} outputs.

Read

This operation is quite similar to the Program Memory read. A HIGH to LOW transition on ALE latches the addresses and the data will be output on the A/D pins after \overline{RD} goes LOW (t_{RLDV}).

Write

A write is performed by latching the addresses on the falling edge of ALE. Then \overline{WR} is strobed LOW followed by valid data being presented at the A/D₀–A/D₇ pins. The data will be latched into the X88064 on the rising edge of \overline{WR} . To write to the X88064, with the SDP feature enabled, a three-byte command sequence must precede the byte(s) being written. (See Software Data Protection.)


X88064

MODE SELECTION

CE	PSEN	RD	WR	Mode	I/O	Power
Vcc	Х	Х	Х	Standby	High Z	Standby (CMOS)
HIGH	Х	Х	Х	Standby	High Z	Standby (TTL)
LOW	LOW	HIGH	HIGH	Program Fetch	Dout	Active
LOW	HIGH	LOW	HIGH	Data Read	Dout	Active
LOW	HIGH	HIGH	_1	Write	D _{IN}	Active

7023 FRM T02


TYPICAL APPLICATIONS




PAGE WRITE OPERATION

Regardless of the microcontroller employed, the X88064 supports page mode write operations. This allows the microcontroller to write from one to thirty-two bytes of data to the X88064. Each individual write within a page

write operation must conform to the byte write timing requirements. The falling edge of \overline{WR} starts a timer delaying the internal programming cycle 100µs. Therefore, each successive write operation must begin within 100µs of the last byte written. The following waveforms illustrate the sequence and timing requirements.






Notes: (1) For each successive write within a page write cycle A_5-A_{12} must be the same.

TOGGLE BIT POLLING

Because the X88064 typical nonvolatile write cycle time is less than the specified 5ms, Toggle Bit Polling has been provided to determine the early completion of write. During the internal programming cycle I/O_6 will toggle from HIGH to LOW and LOW to HIGH on subsequent

attempts to read the device. When the internal cycle is complete, the toggling will cease and the device will be accessible for additional read or write operations.

Toggle Bit Polling RD/WR Control



Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
XXXX	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

DATA PROTECTION

The X88064 provides two levels of data protection through software control. There is a global software data protection feature similar to the industry standard for E²PROMs and a new Block Lock Control providing a secondary level of data security.


SOFTWARE DATA PROTECTION

The X88064 offers a software controlled data protection feature. The X88064 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host then has open read and write access of the device once V_{CC} is stable.


The X88064 can be automatically protected during power-up/down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the SDP deactivation command is issued.

Once the software protection is enabled, the X88064 is also protected from inadvertent and accidental writes in the powered-up state. That is, the SDP software algorithm must be issued prior to writing additional data to the device.

Writing with SDP Enabled



SEQUENCE TO DEACTIVATE SOFTWARE DATA PROTECTION




Block Lock Write Control


The X88064 provides a secondary level of data security referred to as Block Lock Control. This is accessed through an extension of the SDP command sequence. Block Lock allows the user to inhibit writes to any 1K x 8 blocks of memory. Unlike SDP which prevents inadvertent writes, but still allows easy system access to writing the memory, Block Lock will inhibit all attempts unless it is specifically disabled by the host. This could be used to set a higher level of protection in a system where a portion of the memory is used for Program Storage and another portion is used as Data Storage.

Setting write lockout is accomplished by writing a fivebyte command sequence, opening access to the Block Lock Register (BLR). After the fifth byte is written, the user writes to the BLR, selecting which blocks to protect or unprotect. All write operations, both the command sequence and writing the data to the BLR, must conform to the page write timing requirements.

Block Lock Register Format



Setting Block Lock Register Sequence



ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias	65°C to +135°C
Storage Temperature	–65°C to +150°C
Voltage on any Pin with	
Respect to V _{SS}	–1V to +7V
D.C. Output Current	5 mA
Lead Temperature	
(Soldering, 10 seconds)300°C	

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X88064	5V ±10%
X88064-60	5V ±10%

7023 FRM T03

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
Icc	V _{CC} Current (Active)		30	mA	$\overline{CE} = \overline{RD} = V_{IL}$, All I/O's = Open, Other Inputs = V _{CC}
ISB1(CMOS)	V _{CC} Current (Standby)		150	μA	$\overline{CE} = V_{CC} - 0.3V, \text{ All I/O's} = \text{Open}, \\ \text{Other Inputs} = V_{CC} - 0.3V, \text{ ALE} = V_{IL}$
I _{SB2(TTL)}	V _{CC} Current (Standby)		2.5	mA	\overline{CE} = V _{IH} , All I/O's = Open, Other Inputs = V _{IH} , ALE = V _{IL}
ILI	Input Leakage Current		10	μΑ	VIN = VSS to VCC
ILO	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{RD} = V_{IH} = \overline{PSEN}$
V _{IL} (3)	Input LOW Voltage	-1	0.8	V	
V _{IH} (3)	Input HIGH Voltage	2	Vcc + 0.5	V	
Vol	Output LOW Voltage		0.4	V	I _{OL} = 2.1 mA
Voн	Output HIGH Voltage	2.4		V	I _{OH} = -400 μA
		!			7023 FRM T05

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{I/O} (4)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} (4)	Input Capacitance	6	pF	$V_{IN} = 0V$

POWER-UP TIMING

Symbol	Parameter	Max.	Units
tpur ⁽⁴⁾	Power-Up to Read	1	ms
tpuw ⁽⁴⁾	Power-Up to Write	5	ms

7032 FRM T07

7023 FRM T06

7023 FRM T04

Notes: (3) V_{IL} min. and V_{IH} max. are for reference only and are not tested.


(4) This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	1.5V

7023 FRM T08

EQUIVALENT A.C. TEST CIRCUIT



PSEN Controlled Read Cycle

		X88064 – 60		X88064		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
tlhll	ALE Pulse Width	60		80		ns
tAVLL	Address Setup Time	10		10		ns
tLLAX	Address Hold Time	20		20		ns
t PLDV	PSEN Read Access Time		45		80	ns
tPHDX	Data Hold Time	0		0		ns
telll	Chip Enable Setup Time	7		7		ns
PWPL	PSEN Pulse Width	100		140		ns
tps	PSEN Setup Time	20		30		ns
tрн	PSEN Hold Time	20		20		ns
t _{PHDZ} (5)	PSEN Disable to Output in High Z		20		30	ns
tPLDX (5)	PSEN to Output in Low Z	10		10		ns
	1		1	1	1	7023 FRM

PSEN Controlled Read Timing Diagram

t_{PH} CE <≻| t_{ELLL} t_{LHLL}t_{PH} ALE ← t_{LLAX} → ← t_{AVLL} → A_{IN} $\mathsf{D}_{\mathsf{OUT}}$ $A/D_0 - A/D_7$ t_{PLDX} t_{PHDX} → • 4 t_{PHDZ} -- t_{PLDV} $A_8 - A_{12}$ ← t_{PS} → - P_{WPL} **PSEN** 7023 FRM F10


X88064

RD Controlled Read Cycle

		X88064 - 60		X88064		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
tlhll	ALE Pulse Width	60		80		ns
tavll	Address Setup Time	10		10		ns
tllax	Address Hold Time	20		20		ns
t _{RLDV}	RD Read Access Time		60		80	ns
t _{RHDX}	Data Hold Time	0		0		ns
telll	Chip Enable Setup Time	7		7		ns
PW _{RL}	RD Pulse Width	120		150		ns
tRDS	RD Setup Time	20		30		ns
t RDH	RD Hold Time	20		20		ns
t _{RHDZ} (6)	RD Disable to Output in High Z		20		30	ns
t _{RLDX} (6)	RD to Output in Low Z	0		0		ns

RD Controlled Read Timing Diagram

t_{RDH} CE + t_{ELLL} t_{RDH} - t_{LHLL}-ALE ← t_{LLAX} → t_{AVLL} → $A/D_0 - A/D_7$ A_{IN} D_{OUT} t_{RLDX} **∢**_^tRHDX→ ≁ t_{RLDV} t_{RHDZ} XADDRESS $A_8 - A_{12}$ PW_{RL} <-t_{RDS} → $\overline{\mathsf{RD}}$ 7023 FRM F11



X88064

WR Controlled Write Cycle

	Parameter	X88064 – 60		X88064		
Symbol		Min.	Max.	Min.	Max.	Units
tLHLL	ALE Pulse Width	60		80		ns
tavll	Address Setup Time	10		10		ns
tLLAX	Address Hold Time	20		20		ns
tDVWH	Data Setup Time	50		50		ns
twhdx	Data Hold Time	30		30		ns
telll	Chip Enable Setup Time	7		7		ns
twLwH	WR Pulse Width	100		120		ns
twrs	WR Setup Time	20		30		ns
twrH	WR Hold Time	20		20		ns
tBLC	Byte Load Time (Page Write)	0.5	100	0.5	100	μs
t _{WC} (7)	Write Cycle Time		5		5	ms


7023 FRM T11

WR Controlled Write Timing Diagram

WRH t CE **< >** t_{LHLL} → t_{WRH} ALE ← t_{AVLL}→ ← t_{LLAX} → A_{IN} D_{IN} $A/D_0 - A/D_1$ ←^tDVWH→ - t_{WHDX} → ADDRESS $A_8 - A_{12}$ t_{WLWH} $\overline{\mathsf{WR}}$ 7023 FRM T12

Notes: (7) TWC is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

PACKAGING INFORMATION




24-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

7023 FRM F13

PACKAGING INFORMATION




24-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

7023 FRM F14

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.