



### 3-Channel 12-Bit Linear CCD & CIS Sensor Signal Processors

May 2000-1

#### FEATURES

- 12-Bit, 13.5 MSPS, A/D Converter
- Triple-Channel,4.5 MSPS CCD Color Scan Mode
- Single-Channel, 9 MSPS Mode
- Triple Correlated Double Sampler
- Triple Programmable Gain Amplifier
- Serial Programming Interface
- CDS for CCD or S/H Mode for CIS Imagers
- Inverting or Non-Inverting Mode

- Internal Voltage Reference
- 5V Operation and 3V I/O Compatibility
- Low Power CMOS: 500mW @ 5V
- 32-Pin TQFP Surface Mount Package

#### **APPLICATIONS**

- CCD or CIS Color Scanners
- Multifunction Products
- Image Scanners
- Film Scanners

#### **GENERAL DESCRIPTION**

The XRD9815 is a fully integrated, high-performance analog signal processor/digitizer specifically designed for use in high speed, 3-channel linear CCD and CIS imaging applications.

Each channel of the XRD9815 includes a Correlated Double Sampler (CDS), Programmable Gain Amplifier (PGA) and channel offset adjustment. After gain and offset adjustment, the analog inputs are sequentially sampled and digitized by an accurate A/D converter. The analog front-end can be configured for inverting/ non-inverting input, CDS or sample-hold (S/H) mode, or AC/DC coupling, making the XRD9815 ideal for use in CCD, CIS and other data acquisition applications. The CDS mode of operation supports both line and pixel-clamp modes and can be used to achieve significant reduction in system 1/f noise and CCD reset clock feed-through.

PGA gain and channel offsets can be updated on a line by line basis. Each channel can have a separate offset and gain setting.

The differential inputs reject common mode noise that can accumulate in a scanner system due to lamp switching and cabling.

In S/H mode the internal DC-restore voltage clamp can be enabled or disabled to support AC-coupled or DC inputs. Sampling mode, PGA gain, channel offset and input signal polarity are all programmable through a serial interface. PGA gain (1-9.2) and channel offset (-210mV to 250mVmin) are programmable in 256 linear steps. The A/D Full-Scale Range (FSR) is programmable to 2V or 3V.

#### ORDERING INFORMATION

| Part No.   | Package      | Operating<br>Temperature Range |
|------------|--------------|--------------------------------|
| XRD9815ACQ | 32-Lead TQFP | 0°C to +70°C                   |

Rev. 5.10







Figure 1. XRD9815 Functional Block Diagram (32 Pin Count)







T�M

32 Lead TQFP (7 x 7 x 1.4 mm)

#### **PIN DESCRIPTION**

| Pin # | Symbol            | Description  |
|-------|-------------------|--|
| 1     | DB3               | Data Output Bit 3  |
| 2     | DB4               | Data Output Bit 4  |
| 3     | DB5               | Data Output Bit 5  |
| 4     | DB6               | Data Output Bit 6  |
| 5     | DGND              | Ground (Output Drivers and Internal Decode Logic)                    |
| 6     | $DV_{DD}$         | Digital Power Supply (Output Drivers and Internal Decode Logic)      |
| 7     | DB7               | Data Output Bit 7  |
| 8     | DB8               | Data Output Bit 8  |
| 9     | DB9               | Data Output Bit 9  |
| 10    | DB10              | Data Output Bit 10   |
| 11    | DB11              | Data Output Bit 11 (MSB)   |
| 12    | AV <sub>DD1</sub> | Analog Power Supply  |
| 13    | RED(+)            | Red Positive Analog Input  |
| 14    | VCOM(-)           | Common Negative Input for positive analog inputs (pins 13,15 and 16) |
| 15    | GRN(+)            | Green Positive Analog Input  |
| 16    | BLU(+)            | Blue Positive Analog Input   |
| 17    | CDSREF            | Decoupling Cap for CDS Reference                                     |
| 18    | CAPP              | Decoupling Cap for Positive Reference                                |
| 19    | CAPN              | Decoupling Cap for Negative Reference                                |
| 20    | AGND              | Analog Ground (Substrate)  |
| 21    | $AV_{DD2}$        | Analog Power Supply  |

Rev. 5.10





#### PIN DESCRIPTION (CONT'D)

| Pin # | Symbol | Description                |
|-------|--------|----------------------------|
| 22    | SYNCH  | RGB Start of Line          |
| 23    | VSAMP  | Video Level Sampling Clock |
| 24    | BSAMP  | Black Level Sampling Clock |
| 25    | ADCCLK | A/D Converter Clock        |
| 26    | SCLK   | Serial Shift Clock         |
| 27    | SDI    | Serial Data Input          |
| 28    | LOAD   | Register Write Enable      |
| 29    | OEB    | Data Output Enable         |
| 30    | DB0    | Data Output Bit 0 (LSB)    |
| 31    | DB1    | Data Output Bit 1          |
| 32    | DB2    | Data Output Bit 2          |







### **ELECTRICAL CHARACTERISTICS**

Test Conditions: AV<sub>DD</sub>=DV<sub>DD</sub>=5.0V, ADCCLK=12MHz, T<sub>A</sub>=25°C unless otherwise specified.

| Symbol        | Parameter Min. Typ. Max. Unit          |      |        |        | Conditions |   |  |
|---------------|--|------|--------|--------|------------|---|--|
| A/D CONVERTER |  |      |        |        |            |   |  |
| R             | Resolution                             | 12   |        |        | BITS       |   |  |
| Fc            | Conversion Rate                        | 12   | 13.5   |        | MSPS       |   |  |
| DNL           | Differential Non-Linearity             | -1.0 | +/-0.5 | +1.0   | LSB        |   |  |
| INL           | Integral Non-Linearity                 |      | +/-2.0 |        | LSB        | Deviation From Best Fit Line                            |  |
| М             | Monotonicity                           |      | Yes    |        |            | Guaranteed  |  |
| ZSE           | Input Referred Offset                  |      | -80    |        | mV         |   |  |
| ZSD           | Offset Drift                           |      | 15     |        | V/ºC       |   |  |
| FSE           | Input Referred Gain Error              |      | +/- 2  |        | % FS       |   |  |
| FSD           | Gain Error Drift                       |      | .003   |        | %FS°C      |   |  |
|               | Full Scale Differential Input          |      |        |        | •          |   |  |
| FSI           | 2V Full-Scale Range                    | 1.80 |        | 2.04   | V          | PB5=0, Config Reg #1                                    |  |
| FSI           | 3V Full-Scale Range                    | 2.55 |        | 2.90   | V          | PB5=1, Config Reg #1                                    |  |
|               |  |      |        |        |            |   |  |
| CDS – S/H S   | PECIFICATIONS                          |      |        |        |            | •   |  |
|               | Input Voltage Range                    |      |        |        |            |   |  |
| INVSR         | Input Buffer Disabled (Note 1)         | AGND |        | AVDD   | V          | AC Coupled, PB1=0,<br>Config Reg #1                     |  |
| INVSRB        | Input Buffer Enabled                   | 0.5  |        | AVDD-1 | V          | DC Coupled, PB1=1,<br>Config Reg #1                     |  |
|               | Input Bias Current                     | •    | L      | 1      |            |   |  |
| IB            | Input Buffer Disabled (Note 2)         |      | 25     |        | μΑ         | PB1=0, Config Reg #1, Gain=1                            |  |
| IBB           | Input Buffer Enabled                   |      |        | 25     | nA         | T <sub>A</sub> =70 <sup>o</sup> C, PB1=1, Config Reg #1 |  |
| Ron           | Input Switch On – Clamp<br>Resistance  |      | 85     | 200    | Ω          | Clamp Enabled   |  |
| Roff          | Input Switch Off – Clamp<br>Resistance | 100  | 1000   |        | MΩ         | Clamp Disabled  |  |
|               | Internal Voltage Clamp                 |      |        |        |            |   |  |
| Vclamp        | CCD Input (Inverting)                  |      | 4.2    |        | V          | PB2=0, Config Reg #1                                    |  |
| Vclamp        | S/H Input (Non-Inverting)              |      | 0.7    |        | V          | PB2=1, Config Reg #1                                    |  |
| Offset Spec   | ifications                             |      |        | 1      |            | 1   |  |
| OFRES         | Offset Adjustment Resolution           |      | 2.34   |        | mV         | 8-Bit 256 Steps, Monotonic                              |  |
| POFR          | Positive Offset Adjustment<br>Range    | 250  |        | 340    | mV         | Gain DAC=00h (min)                                      |  |
| NOFR          | Negative Offset Adjustment<br>Range    | -320 |        | -210   | mV         | Gain DAC=00h (min)                                      |  |



#### ELECTRICAL CHARACTERISTICS (CONT'D) Test Conditions: $AV_{DD}=DV_{DD}=5.0V$ , ADCCLK=12MHz, $T_A=25^{\circ}C$ unless otherwise specified.

| Symbol    | Parameter  | Min. | Тур.   | Max.  | Unit | Conditions   |
|-----------|--|------|--------|-------|------|--|
| PGA SPECI | FICATIONS  |      | •      | •     | •    |  |
| GRAN      | Min Gain   | 95   | -1.02  | -1.10 | V/V  | 12 MSPS, 3-Channel Operation (Tstl <u>&gt;</u> 60ns)   |
|           |  | 95   | -1.02  | -1.10 | V/V  | 13.5 MSPS, 3-Channel Operation (Tstl <u>&gt;</u> 50ns) |
|           | Gain 3-Channel (Note 3)<br>Gain Code PB [7:0] = 150d | -5.0 | -6.0   | -7.0  | V/V  | 13.5 MSPS, 3-Channel Operation (Tstl $\geq$ 50ns)      |
|           | Max Gain 3-Channel                                   | -8.0 | -8.7   | -9.5  | V/V  | 12 MSPS, 3-Channel Operation (Tstl $\geq$ 60ns)        |
|           | Max Gain 1-Channel                                   | -8.5 | -9.0   | -9.5  |      | 9 MSPS, 1-Channel Operation<br>(Tstl ≥ 70ns)           |
| GRES      | Gain Resolution                                      |      | -0.031 |       | V/V  | 8-Bit 256 Steps, 12 MSPS,<br>3-Channel Operation       |
|           |  |      | -0.031 |       | V/V  | 8-Bit 256 Steps, 13.5 MSPS, 3-Channel Operation        |
|           |  |      | -0.031 |       | V/V  | 8-Bit 256 Steps, 9 MSPS,<br>1-Channel Operation        |

#### Notes:

<sup>1</sup> ADC digitizing range = (A/D Full Scale Range/PGA Gain)

<sup>2</sup> Due to switch capacitor input

<sup>3</sup> Do not recommend operation over gain code 150d at 13.5 MSPS







### ELECTRICAL CHARACTERISTICS (CONT'D)

### Test Conditions: $AV_{DD}=DV_{DD}=5.0V$ , ADCCLK=12MHz, $T_A=25^{\circ}C$ unless otherwise specified.

| Symbol              | Parameter                        | Min.     | Тур.        | Max. | Unit        | Conditions                                    |  |
|---------------------|----------------------------------|----------|-------------|------|-------------|---|--|
| SYSTEM SPE          | ECIFICATIONS (Includes CDS, PO   |          |             |      |             |   |  |
|                     | Differential Non-Linearity       |          |             |      |             |   |  |
| DNL <sub>SMIN</sub> | PGA Gain= 00h (min)              |          | +/-0.5      |      | LSB         |   |  |
| DNL <sub>SMAX</sub> | PGA Gain= ffh (max)              |          | +/-0.5      |      | LSB         |   |  |
|                     | Integral Non-Linearity (3-Channe | I CDS Mo | ode)        |      |             |   |  |
| INL <sub>SMIN</sub> | PGA Gain= 00h (min)              |          | +/-3.0      |      | LSB         |   |  |
|                     | Input Referred Noise             |          |             |      |             |   |  |
| IRN <sub>SMIN</sub> | PGA Gain = 00h (min)             |          | 1           |      | mV rms      | 3V, A/D FSR, Conf. Reg. #1,<br>PB5=1          |  |
| IRN <sub>SMAX</sub> | PGA Gain = ffh (max)             |          | 250         |      | $\mu V rms$ | 3V, A/D FSR, Conf. Reg. #1,<br>PB5=1          |  |
|                     | Output Referred Offset           |          |             |      |             |   |  |
| ORO <sub>SMIN</sub> | PGA Gain= 00h (min)              |          | +/-50       |      | mV          |   |  |
| ORO <sub>SMAX</sub> | PGA Gain = ffh (max)             |          | +/-150      |      | mV          |   |  |
|                     | Input Referred Offset Adjustment | Range (N | lote 1 & 2) |      |             |   |  |
| IRO <sub>SMIN</sub> | PGA Gain = 00h (min)             | -135     |             | 110  | mV          |   |  |
| IRO <sub>SMID</sub> | PGA Gain = 80h                   | -12.5    |             | 9.3  | mV          |   |  |
| IRO <sub>SMAX</sub> | PGA Gain = ffh (max)             | 0        |             | 0    | mV          | Guaranteed to Remove Internal<br>Offsets Only |  |

Notes:

<sup>1</sup> The "Input Referred Offset Adjustment Range is guaranteed for both CDS and S/H modes.

<sup>2</sup> Please see Graph 1-4 on page 16 for typical "Input Referred Offset Adjustment Range."





ELECTRICAL CHARACTERISTICS (CONT'D) Test Conditions:  $AV_{DD}=DV_{DD}=5.0V$ , ADCCLK=12MHz,  $T_A=25^{\circ}C$  unless otherwise specified.

| Symbol     | Parameter  | Min.               | Тур. | Max. | Unit           | Conditions   |
|------------|--|--------------------|------|------|----------------|--|
| TIMING SPE | CIFICATIONS  |                    |      |      |                |  |
| tcr3       | 3-Channel Conversion Period  | 250<br>222         |      |      | ns<br>ns       | ADCCLK = 13.5MHz   |
| tcr1       | 1-Channel Conversion Period  | 111                |      |      | ns             |  |
| tpwb       | BSAMP Pulse Width  | 20                 |      |      | ns             |  |
| tbvf       | BSAMP falling edge to VSAMP falling edge.  | 45<br>70           |      |      | ns<br>ns       | 1-Channel CDS Mode<br>3-Channel CDS Mode                     |
| tvbf       | VSAMP falling edge to BSAMP falling edge.  | 65<br>75           |      |      | ns<br>ns       | 1-Channel CDS Mode<br>3-Channel CDS Mode                     |
| tvfcr      | VSAMP falling edge delay from<br>rising ADCCLK. (All modes ex-<br>cept 1 Channel S/H). | 20                 |      |      | ns             |  |
| tpwv       | VSAMP Pulse Width  | 20                 |      |      | ns             |  |
| tbfcr      | BSAMP falling edge delay from rising ADCCLK  | 10                 |      |      | ns             |  |
| taclk      | ADCCLK Pulse Width   | 55.5<br>41.5<br>37 |      |      | ns<br>ns<br>ns | 1-Channel S/H Mode<br>3-Channel CDS Mode<br>ADCCLK = 13.5MHz |
| tcp1       | ADCCLK Period (1 Ch. Mode)   | 111                |      |      | ns             |  |
| tcp3       | ADCCLK Period (3 Ch. Mode)   | 83<br>74           |      |      | ns<br>ns       | ADCCLK = 13.5MHz   |
| tstl       | PGA Settling Time for accurate ADC Sampling  | 55                 |      |      | ns             |  |
| ts         | SYNCH Rising, Falling Setup  | 15                 |      |      | ns             |  |
| th         | SYNCH Rising, Falling Hold   | 15                 |      |      | ns             |  |
| tap        | Aperture Delay   |                    | 5    |      | ns             |  |
| VSAMP TIMI | NG OPTION #1   |                    |      |      |                |  |
| tvrcf      | VSAMP rising edge delay from<br>falling ADCCLK (Note 1)                                | 15                 |      |      | ns             | tvrcr is not required,<br>Config REG #1, PB0=0               |
| VSAMP TIMI | NG OPTION #2, Config Reg #1, P   | B0=1               |      |      |                |  |
| tvrcr      | VSAMP rising edge delay from<br>rising ADCCLK (Note 1)                                 | 15                 |      |      | ns             | tvrcf is not required<br>Config REG #1, PB0=1                |







#### ELECTRICAL CHARACTERISTICS (CONT'D)

Test Conditions: AV<sub>DD</sub>=DV<sub>DD</sub>=5.0V, ADCCLK=12MHz, T<sub>A</sub>=25°C unless otherwise specified.

| Symbol               | Parameter        | Min. | Тур. | Max. | Unit | Conditions |  |  |
|----------------------|------------------|------|------|------|------|------------|--|--|
| WRITE SPECIFICATIONS |                  |      |      |      |      |            |  |  |
| tds                  | Data Setup Time  | 15   |      |      | ns   |            |  |  |
| tdh                  | Data Hold Time   | 15   |      |      | ns   |            |  |  |
| tics                 | Load Setup Time  | 15   |      |      | ns   |            |  |  |
| tldh                 | Load Hold Time   | 15   |      |      | ns   |            |  |  |
| tplw                 | Load Pulse Width | 25   |      |      | ns   |            |  |  |

Note:

<sup>1</sup> VSAMP Timing Option #2 allows additional timing flexibility by allowing the rising edge of VSAMP to occur approximately one-half ADCCLK period earlier than Option #1. Option #2 is only available in 3-channel operation (PB4=0, PB3=0, Configuration Register #1).





ELECTRICAL CHARACTERISTICS (CONT'D) Test Conditions:  $AV_{DD}=DV_{DD}=5.0V$ , ADCCLK=12MHz,  $T_A=25^{\circ}C$  unless otherwise specified.

| Symbol                       | Parameter                                | ter Min. Typ. Max. Unit |    |     |                    | Conditions             |  |
|------------------------------|--|-------------------------|----|-----|--------------------|------------------------|--|
| DATA READBACK SPECIFICATIONS |  |                         |    |     |                    |                        |  |
| taa (1)                      | Address access Time                      |                         | 15 |     | ns                 |                        |  |
| taoe (1)                     | Output Enable access Time                |                         | 15 |     | ns                 |                        |  |
| ADC DIGITAI                  | OUTPUT SPECIFICATIONS                    |                         |    |     |                    |                        |  |
| tod                          | Output Delay                             |                         | 20 |     | ns                 |                        |  |
| tlz                          | 3-State to Data Valid                    |                         | 8  |     | ns                 |                        |  |
| thz                          | Output Enable High to 3-State            |                         | 8  |     | ns                 |                        |  |
| lat                          | RGB Inputs                               |                         | 6  |     | ADCCLK             | Cycles                 |  |
| DIGITAL INP                  | UTS                                      | •                       |    | •   |                    |                        |  |
| V <sub>IH</sub>              | Input High Logic Level                   | 80                      |    |     | % DV <sub>DD</sub> | DV <sub>DD</sub> =3-5V |  |
| V <sub>IL</sub>              | Input Low Logic Level                    |                         |    | 20  | % DV <sub>DD</sub> | DV <sub>DD</sub> =3-5V |  |
| I <sub>IH</sub>              | High Level Input Current                 |                         | 5  |     | μA                 |                        |  |
| Ι <sub>ΙL</sub>              | Low Level Input Current                  |                         | 5  |     | μA                 |                        |  |
| C <sub>IN</sub>              | Input Capacitance                        |                         | 10 |     | pF                 |                        |  |
| DIGITAL OUT                  | rputs (DV <sub>DD</sub> =5V)             |                         |    |     |                    |                        |  |
| V <sub>OH</sub>              | Output High Voltage                      | 4.2                     |    |     | V                  | I <sub>L</sub> =2ma    |  |
| V <sub>OL</sub>              | Output Low Voltage                       |                         |    | 0.4 | V                  | I <sub>L</sub> =-2ma   |  |
| C <sub>OUT</sub>             | Output Capacitance                       |                         | 10 |     | pF                 |                        |  |
| DIGITAL OUT                  | DIGITAL OUTPUTS (DV <sub>DD</sub> =3.3V) |                         |    |     |                    |                        |  |
| V <sub>OH</sub>              | Output High Voltage                      | 2.8                     |    |     | V                  | I <sub>L</sub> =2ma    |  |
| V <sub>OL</sub>              | Output Low Voltage                       |                         |    | 0.3 | V                  | I <sub>L</sub> =-2ma   |  |
| C <sub>OUT</sub>             | Output Capacitance                       |                         | 10 |     | pF                 |                        |  |
|                              |  |                         |    |     |                    |                        |  |







#### ELECTRICAL CHARACTERISTICS (CONT'D)

Test Conditions: AV<sub>DD</sub>=DV<sub>DD</sub>=5.0V, ADCCLK=12MHz, T<sub>A</sub>=25°C unless otherwise specified.

| Symbol           | Parameter              | Min. | Тур. | Max. | Unit | Conditions                           |  |  |
|------------------|------------------------|------|------|------|------|--------------------------------------|--|--|
| POWER SUPPLY     |                        |      |      |      |      |                                      |  |  |
| AV <sub>DD</sub> | Analog Power Supply    | 4.5  | 5.0  | 5.5  | V    | $AV_{DD} \ge DV_{DD}$                |  |  |
| DV <sub>DD</sub> | Digital Power Supply   | 3.0  | 5.0  | 5.5  | V    |                                      |  |  |
| IDDA             | Analog Supply Current  |      | 90   | 112  | mA   |                                      |  |  |
| IDDD             | Digital Supply Current |      | 10   |      | mA   | Digital Output CLoad=30pF, all pins. |  |  |
| IDDSUM           | Total Supply Current   |      | 100  | 120  | mA   |                                      |  |  |
| PDoff            | Sleep Mode Current     |      | 15   |      | mA   |                                      |  |  |

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25<sup>°</sup>C unless otherwise noted)<sup>1, 2, 3</sup>

| V <sub>DD</sub> to GND                      | +7.0V | Lead Temperature (Soldering 10 seconds) 300°C              |
|---|-------|--|
| $V_{\text{IN}}$ $V_{\text{DD}}$ +0.5 to GND | -0.5V | Maximum Junction Temperature 150°C                         |
| All Inputs V <sub>DD</sub> +0.5 to GND      | -0.5V | Package Power Dissipation Ratings (T <sub>A</sub> = +70°C) |
| All Outputs $\dots V_{DD}$ +0.5 to GND      | -0.5V | TQFP $\theta_{JA} = 54^{\circ}C/W$                         |
| Storage Temperature65°C to 7                | 50°C  | ESD 2000V  |
|   |       |  |

#### Notes:

Stresses above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup> Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

<sup>3</sup>  $V_{DD}$  refers to  $AV_{DD}$  and  $DV_{DD}$ . GND refers to AGND and DGND.





| Function             | A2 | A1 | A0 | PB7-PB0                       |
|----------------------|----|----|----|-------------------------------|
| Configuration Reg #1 | 0  | 0  | 0  | See Configuration Register #1 |
| Configuration Reg #2 | 0  | 0  | 1  | See Configuration Register #2 |
| Red Gain             | 0  | 1  | 0  | 8-Bit Gain                    |
| Green Gain           | 0  | 1  | 1  | 8-Bit Gain                    |
| Blue Gain            | 1  | 0  | 0  | 8-Bit Gain                    |
| Red Offset           | 1  | 0  | 1  | 8-Bit Offset                  |
| Green Offset         | 1  | 1  | 0  | 8-Bit Offset                  |
| Blue Offset          | 1  | 1  | 1  | 8-Bit Offset                  |

#### Table 1. XRD9815 Register Overview

| PB7           | PB6           | PB5                        | PB4          | PB3          | PB2                | PB1              | PB0             |
|---------------|---------------|----------------------------|--------------|--------------|--------------------|------------------|-----------------|
| Clamp<br>Mode | Clamp<br>Mode | A/D Full<br>Scale<br>Range | Color Select | Color Select | Signal<br>Polarity | Buffer<br>Enable | Vsamp<br>Timing |

#### Table 2. Configuration Register #1 Bit Assignment

| PB7         | PB6      | PB5      | PB4      | PB3       | PB2      | PB1        | PB0       |
|-------------|----------|----------|----------|-----------|----------|------------|-----------|
| Not<br>Used | Not Used | Not Used | Not Used | Test Mode | Not Used | Sleep Mode | Read back |

#### Table 3. Configuration Register #2 Bit Assignment

| A2 A1 A0 | PB7 PB6   | PB5              | PB4 PB3   | PB2  | PB1   | PB0                            |
|----------|---|------------------|---|--|---|--------------------------------|
| Address  | Clamp Mode  | A/D FSR          | Color Select  | Input Signal<br>Polarity                           | Input Buffer<br>Enable  | VSAMP<br>Timing                |
| 0 0 0    | 0 0 - Pixel<br>0 1 - CDS Line<br>1 0 - No Clamp<br>1 1 - S/H Line | 0 - 2V<br>1 - 3V | 0 0 - RGB<br>0 1 - G & RB<br>1 0 - Green<br>1 1 - Bayer | 0 - Inverted<br>(CCD)<br>1 - Non-inverted<br>(CIS) | <ul> <li>0 - No Buffer (DC<br/>or AC Coupling<br/>w/Pixel Clamp).</li> <li>1 - Enable Buffer<br/>(AC coupling<br/>and Line/No<br/>clamp)</li> </ul> | 0 - Timing #1<br>1 - Timing #2 |

#### Table 4. Configuration Register #1 Definition (Power Up State is 0h)





| A2 A1 A0 | PB7 PB6 PB5                         | PB4      | PB3                         | PB2      | PB1  | PB0   |
|----------|-------------------------------------|----------|-----------------------------|----------|--|---|
| Address  | Used For Register<br>Reset          | Not Used | Test Mode<br>Enable         | Not Used | Sleep Mode   | Read-back<br>Mode   |
| 0 0 1    | If PB3=1, 1 1 1 -<br>Register Reset |          | 0 - Default<br>1 - Reserved |          | 0 - All circuits<br>active.<br>1 - Low Power-<br>Mode. | 0 - (A/D digital<br>output)<br>1 - PB7- PB0<br>(A2:A0<br>select<br>register<br>data). |

#### Table 5. Configuration Register #2 Definition (Power Up State is 0h)

| A2 | 2 A1 | <b>A</b> 0 | Function     | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
|----|------|------------|--------------|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 1    | 0          | Red Gain     | MSB |     |     |     |     |     |     | LSB |
| 0  | 1    | 1          | Green Gain   | MSB |     |     |     |     |     |     | LSB |
| 1  | 0    | 0          | Blue Gain    | MSB |     |     |     |     |     |     | LSB |
| 1  | 0    | 1          | Red Offset   | MSB |     |     |     |     |     |     | LSB |
| 1  | 1    | 0          | Green Offset | MSB |     |     |     |     |     |     | LSB |
| 1  | 1    | 1          | Blue Offset  | MSB |     |     |     |     |     |     | LSB |

#### Table 6. Gain And Offset Registers

Note: Data PB7-PB0 corresponds to the 8 most significant bits of the data output bus.







#### GENERAL

The XRD9815 contains all of the circuitry required to create a complete 3-channel signal processor /digitizer for use in CCD/CIS imaging system. Each channel includes a correlated double sampler, programmable gain amplifier and channel offset adjustment. The input stage can also be configured for use with inverting/non-inverting, AC or DC coupled signals. In order to maximize flexibility the specific operating mode is programmable through two configuration registers. In addition the gain and offset of each channel can be independently programmed through separate gain and offset registers. Configuration register data is loaded serially through a 3-pin serial interface. Specific details for register writes are detailed below. After signal conditioning the three PGA outputs are digitized by a 12-bit A/D converter.

#### Writing Registers Data

The XRD9815 utilizes eight 8-Bit registers to store configuration, gain and offset information. Register data is written though the 3-pin serial interface consisting of SDI (serial data input), SCLK (serial shift clock) and LOAD (positive edge write enable). A write consists of pulling LOAD low, shifting in 3 bits of address (MSB first) and 8 bits of data (MSB first). Data is written on the rising edge of LOAD. The timing diagram for writing to registers is shown in the timing diagrams.

#### **Configuration Register #1**

The bit assignment and definition for this register is detailed in the Configuration Register #1 Definition Table. The primary purpose of this register is to configure the analog input blocks for CCD or S/H operation.

#### **Clamp Mode**

The clamp mode setting determines the conditions when the internal clamp is enabled. (see Table 1). The pixel and CCD line-clamp modes are used to DC-restore AC coupled CCD input signals to the PGA common-mode input voltage while using correlated double sampling. S/H Line Mode should be used to DC-restore AC coupled inputs which do not utilize correlated double sampling and have only one control input (VSAMP). No-Clamp mode should be used for DC coupled S/H inputs.

#### Pixel Mode (CCD with CDS)

The input clamp is active each pixel period with a pulse-width determined by the black-level sampling input (BSAMP). The position of BSAMP can be optimized to eliminate the effects of the CCD reset pulse. Since the input capacitor is recharged to the clamp voltage on each pixel, common-mode droop errors are eliminated.

#### CCD Line Mode (CCD with CDS)

The input clamp is enabled only at the beginning of the line by gating BSAMP with  $\overline{SYNCH}$ . Gating with  $\overline{SYNCH}$  maintains the ability to position the clamp pulse (BSAMP) away from the CCD reset for varying  $\overline{SYNCH}$  position and width. Since the input capacitor is clamped only at the beginning of each line a larger input capacitor is required to satisfy the common-mode input requirements of the analog front-end. (See Coupling Capacitor Requirements). The input buffer should be enabled in this mode (PB1=1, Register #1).

#### S/H Line Mode (S/H with AC Coupling)

The S/H Line mode clamp is used to DC-restore AC coupled inputs which do not utilize the CDS. VSAMP is used to sample and hold the input signal and  $\overline{SYNCH}$  performs the clamp function. This differs from the CDS line and pixel modes which use BSAMP to clamp to the reference level and VSAMP to hold the video input. The input buffer should be enabled in this mode (PB1=1, Register #1).

#### No -Clamp Mode (S/H with DC Input)

Used for DC coupled inputs. AC coupled inputs must be externally clamped to the proper common-mode input voltage of the XRD9815.

Pixel clamp is the default clamp mode.

| Clamp<br>Mode | PB7 | PB6 | Clamp Enable  |
|---------------|-----|-----|---------------|
| Pixel         | 0   | 0   | BSAMP         |
| CDS Line      | 0   | 1   | BSAMP • SYNCH |
| No Clamp      | 1   | 0   | Disabled      |
| S/H Line      | 1   | 1   | SYNCH         |









#### Figure 2. Clamp Enable Logic

#### A/D Full-Scale Range

This bit sets the Full-Scale Range (FSR) of the A/D converter to 2V or 3V. Use 3V FSR for lowest noise performance.

#### **Color Select**

The color input corresponds to the signal input to be digitized by the A/D converter. If set to RGB (default) the A/D input is sequentially cycled through the red, green and blue channels. The red channel input is synchronized by sampling the SYNCH signal on the rising edge of ADCCLK. If set to the GREEN channel the A/D multiplexer will not sequence and the A/D converter input will be continually connected to the GREEN channel.

#### **Signal Polarity**

This bit configures the analog inputs for positive or negative transitioning inputs. This is required to provide the correct signal polarity to the A/D input and to set the correct input clamp level. The default configuration is set to inverting mode (CCD input).

#### **Input Buffer Enable**

This bit enables the input buffer to the PGA amplifier and is required only for AC coupled inputs operating in CDS Line or S/H Line Clamp modes. Since this input buffer reduces the input voltage range, it's use is not recommended under DC or pixel-mode operation. The default setting is no buffer.

#### **VSAMP** Timing

This allows the user to select one of two VSAMP timing controls. Timing Option #2 allows the rising edge of VSAMP to occur approximately one-half ADCCLK earlier than Option #1. This does not affect internal timing and is provided only to allow additional flexibility in the external timing control. Timing Option #2 is available only in the 3-channel mode of operation. (See timing diagram).

#### **Configuration Register #2**

The bit assignment and definition for this register is detailed in the Configuration Register #2 Definition Table. A diagnostic read-back mode allows gain, offset and configuration data to be output as the high-byte on the digital output bus. Additional bits are used to enable a low-power sleep state and manufacturing test mode.

#### Test Mode

This is a reserved bit for testing and must be set to 0 in all writes to Configuration Register 2.

#### **Sleep Mode**

Setting this bit to 1 forces the circuit into a low power standby mode. Configuration, offset and gain registers remain unchanged in sleep mode. Pull OEB High to set DB <11:0> to high impedence during sleep mode.

#### **Read Back Mode**

This is a special diagnostic mode which can aid in the debugging of new system designs. Setting this bit to 1 allows all configuration, gain and offset register contents to be output on the data output bus (explained below).

#### **Reading Register Data**

In read-back mode the A/D output is bypassed and internal register data is output to the 8 most significant bits of the data output bus. Readback mode is enabled by setting PB0 in Configuration Register #2 equal to 1. The LOAD pin must remain high in the readback mode. In order to read a specific register shift in 3 bits of address data (MSB first), followed 8 dummy data bits. Register data will be valid after the 11th data bit is shifted in. In order to exit readback mode perform a write to configuration register 2, PB0=0 and write this register by pulling LOAD high.

**Important:** The entire byte of register #2 is written when LOAD is pulled high and will be equal to the data loaded immediately preceeding the positive edge of LOAD.







#### **PGA Gain Settings**

The gain for each color input is individually programmable from 1 to 10 in 256 linear steps.

$$PGA \ Gain = \left(\frac{Code}{256}\right) \cdot 8.0 + 1.0$$

where Code represents the decimal contents of the binary 8-bit gain setting register.

#### **Channel Offset Adjustment**

The offset correction for each channel is programmable from -300mV to +300mV via an 8-Bit sign-magnitude Dac.

Channel Offset = PB7 
$$\cdot \left[ \frac{(Code)}{128} \right] \cdot 300 \text{mV}$$

PB7=1 equals -1

PB7=0 equals +1

Code = (PB6:PB0) decimal content of the binary 8-bit offset register.



Graph 1. Typical 3–Channel 12MHz CDS Mode –Input Referred Offset Adjust Range



Graph 2. Typical 3–Channel 12MHz CDS Mode +Input Referred Offset Adjust Range





Graph 3. Typical 3–Channel 12MHz S/H Mode -Input Referred Offset Adjust Range Vosext



Graph 4. Typical 3–Channel 12MHz S/H +Input Referred Offfset Adjust Range Vosext

#### Theory of Operation (Correlated Double Sampling)

Correlated double sampling is a technique used to level shift and acquire CCD output signals whose information is equal to the difference between consecutive reference (black) and signal (video) samples. The CDS process consists of three steps.

- Sampling and holding the reference black level. 1)
- Sampling the video level. 2)

**XP EXAR** 

Subtracting the two samples to extract the video 3) information.

XRD9815

Once the video information has been extracted it can be processed further through amplification and/or offset adjustment. Since system noise is also stored and subtracted during the CDS process, signals with bandwidths less than half the sampling frequency will be substantially attenuated.



In order to reject higher frequency power supply noise which is not attenuated near the sampling frequency the XRD9815 utilizes a fully differential input structure.

Since the CDS process uses AC coupled inputs the coupling capacitor must be charged to the common-mode range of the analog front-end. This can be accomplished by clamping the coupling capacitor to the internal clamp voltage when the CCD is at a reference level. This clamp may occur during each pixel (Pixel Clamp), or at the beginning of each line (CDS Line Clamp). If CDS Line Clamp mode is used the input buffer (configuration register #1, PB1) must be enabled to eliminate the effects of input bias current. If Pixel mode is selected the input buffer is not required or recommended.

#### 3-Channel CDS Mode

This mode allows simultaneous CDS of the red, green and blue inputs. Black-level sampling occurs on each pixel and is equal to the width of the BSAMP sampling input. The black level is held on the falling edge of BSAMP and the PGA will immediately begin to track the signal input until the falling edge of VSAMP.

Two VSAMP timing modes are supported to allow additional flexibility in the VSAMP pulse width (see timing diagrams). At the end of the video sampling phase the difference between the reference and video levels is inverted, amplified and offset depending on the contents of the PGA gain and offset registers. The RGB channels are then sequentially converted by a high speed A/D converter. A/D converter data appears on the data output bus after six ADCCLK cycles. Channel synchronization occurs when the rising edge of ADCCLK samples a logic 0 on the SYNCH input. The Red channel is always digitized first following synchronization and will be selected as long as the rising edge of ADCCLK samples a logic 0 on the SYNCH input. The power up default mode is for CDS sampling a CCD input (Pixel Clamp, Inverting input, no input buffer).

#### 1-Channel CDS Mode

The 1-channel CDS mode allows high-speed acquisition and processing of a single channel. The timing, clamp and buffer configurations are similar to the 3-channel mode described previously. To select a single channel input the color bits of Configuration Register #1 must be set to the appropriate value. The A/D input will begin to track the selected color input on the next positive edge of ADCCLK. In single color mode the SYNCH signal has no effect on synchronization but still affects clamping. (See Table 1). If the configuration is toggled from single color to 3-channel mode RGB scanning will not occur until the circuit is resynchronized with the SYNCH pulse.

**XPEXAR** 

#### 3-Channel CIS/Sample and Hold Mode

The XRD9815 also supports operation for Contact Image Sensor (CIS) and S/H applications.

Channel synchronization occurs when the rising edge of ADCCLK samples a logic 0 on the SYNCH input. The Red channel is always digitized first following synchronization and will be selected as long as the rising edge of ADCCLK samples a logic 0 on the SYNCH input. For DC-coupled inputs the reference clamp and input buffer should be disabled and input polarity should be set to 1 (non-inverting). In this mode of operation the BSAMP input is connected to DGND and input sampling occurs on the falling edge of VSAMP.

When using AC coupled inputs the coupling capacitor must be clamped to the required common-mode input voltage when the signal source output is at a reference level. This can be accomplished by enabling the S/H Line clamp mode in configuration register 1 and clamping the input capacitor to the internal clamp voltage at the beginning of each line via the SYNCH input. The required width of the SYNCH signal is dependent on the value of the coupling capacitor, XRD9815 clamp resistance, source output resistance and desired accuracy. This is explained further in Coupling Capacitor Requirements. If AC coupling is used the input buffer (configuration register 1) must be enabled to eliminate input-bias current errors inherent to the sampling process. The input buffer is not required or recommended in DC coupled applications.

#### 1-Channel CIS/ Sample and Hold Mode

The 1-Channel CIS S/H mode allows high-speed acquisition and processing of a single channel. The timing, clamp and buffer configurations are similar to the 3-channel mode with the exception that VSAMP timing option #2 is not supported. To select a single channel input the color bits of configuration register 1 must be set to the appropriate value. The A/D input will begin to track the selected color input on the next positive edge of ADCCLK. In single color mode the SYNCH signal has no effect on synchronization but still affects clamping. (See clamp mode). If the configuration is toggled from single





color to 3-channel mode, RGB scanning will not occur until the circuit is resynchronized with the SYNCH pulse.

#### Power Supplies and Digital I/O

The XRD9815 utilizes separate analog and digital power supplies. All digital I/O pins are 3V/5V compatible and allow easy interfacing to external digital ASICs. For single supply systems the analog and digital supply pins can be separately connected and bypassed to reduce noise coupling from digital to analog circuits.

#### **Coupling Capacitor Requirements**

The size of the external coupling capacitors depends on a number of items including the clamp mode, pixel rate, channel gain, black-level variation and system accuracy requirements. The major limitation for each clamp mode is shown below.

|  | CDS Mode  | S/H Mode   |
|--|---|--|
| Pixel<br>Clamp<br>(Buffer<br>Disabled) | Black level<br>pixel-pixel variation<br>Initial charging      | Not Applicable   |
| Line<br>Clamp<br>(Buffer<br>Enabled)   | Initial charging<br>Capacitor droop<br>(common-mode<br>range) | Initial Charging<br>Capacitor droop<br>(acuracy error) |

#### Table 8. Coupling Capacitor Limitation

The calculation of capacitance described below is for the capacitors connecting to Red/Grn/Blu input pins. Please refer to Figures 21 & 22 for XRD9815 connection diagrams.

#### Maximum Capacitance (CDS Pixel Mode)

#### Limitation #1

Since the black-level is clamped during each pixel period the input bias current contributes an insignificant amount of droop during one pixel period. However, pixel-pixel variations in the black level may appear as errors. For a worst case gain of -10, 2V A/D FSR and 12-bit accuracy one lsb of error corresponds to  $50\mu$ V input-referred.

Assuming 1mV of pixel-pixel variation in the black level the maximum coupling capacitor can be determined as a function of the clamping period and internal clamp resistance.

$$C_{max} = \frac{tpwb}{(Rc + Rs) \cdot ln\left(\frac{1mV}{50 \,\mu V}\right)}$$

where tpwb=clamp pulse width (BSAMP)

Rc=Clamp resistance

Rs=Signal source-resistance

For typical values of tpwb=40ns, Rc=85 $\Omega$ , Rs=50 $\Omega$ , C<sub>MAX</sub>  $\leq$  99pF.

#### Limitation #2

The maximum input capacitance may also be limited by the time allowed to charge the input capacitor to the difference between the black level and clamp levels. The capacitor value can be related to the number of clamp pulses allowed before the capacitor voltage settles to within the desired accuracy.

$$C_{max} = \frac{tpwb \cdot N}{(Rc + Rs) \cdot ln\left(\frac{Vr - Vc}{V\varepsilon}\right)}$$

where tpwb= clamp pulse width (BSAMP)

N= number of pixels allowed to settle Rc=clamp resistance Rs=Signal source-resistance Vr= black level Vc=XRD9815 clamp voltage Vε=error voltage

Assuming that Vr=5V, Vc=4V, V $\epsilon$ =50 $\mu$ V, Rc=85 $\Omega$ , Rs=50 $\Omega$ , tpwb=40ns and N=10 the maximum allowable input capacitor is  $\leq$  299pF. In this case the input capacitance is limited by pixel-pixel changes in the black level (first calculation).

#### Minimum Capacitance (CDS Pixel Mode)

The minimum coupling capacitance is limited by parasitic effects including pin and board capacitance. A minimum value of 68pF is recommended.





#### Maximum Capacitance (CDS Line Mode)

Since the coupling capacitor is charged only at the beginning of each line and not clamped at each pixel, the pixel-pixel variation in the black level has no effect on the capacitor size. The maximum size will be limited by the number of clamp pulses, clamp pulse-width and number of lines allowed to charge to a given accuracy.

$$C \max = \frac{N \cdot L \cdot tpwb}{(Rc + Rs) \cdot ln\left(\frac{Vr - Vc}{V\varepsilon}\right)}$$

where tpwb= clamp pulse width (BSAMP)

N= number of clamp pulses at beginning of

each line.

L = number of lines to clamp to desired

accuracy.

Rc=clamp resistance

Rs=Signal source-resistance

Vr= black level

Vc=XRD 9815 clamp voltage

Veeerror voltage

Assuming that Vr=5V, Vc=4V, V $\epsilon$ =50uV, Rc=85 $\Omega$ , Rs=50Ω, tpwb=40ns N=10, L=2 the maximum allowable input capacitor is equal to 598pF. If it is desired to settle within one line (L=1) for a given capacitor value, the number of clamp pulses or the clamp pulse-width must be increased using the above equation.

#### Minimum Capacitance (CDS Line Mode)

In general the minimum value coupling capacitance is limited by the amount of droop which can occur before the input voltage range of

the input amplifier is exceeded. The input capacitor droop is related to the input bias current by:

$$Vdroop = \frac{lbias \cdot n \cdot T}{C}$$

where Ibias=input bias current

n=number of pixels per line

```
T=pixel period
```

If the minimum input voltage is allowed to equal the 0V input voltage of the XRD9815, the maximum allowable droop will be equal to the clamp level minus the difference between the black and video levels. For example if Vc=4V, and the CCD video output is -2V relative to the black level the maximum allowable droop is equal to 2V.

Using the previous equation and assuming T=500ns, n=3000

$$C \min = \frac{10nA \cdot 3000 \cdot 500 \, \text{ns}}{2V} = 7.5 \text{pF}$$

$$Vdroop = \frac{Ibias \cdot T}{2 \cdot C \min}$$

Note: These are the absolute minimum capacitor requirements. As stated for pixel-mode a minimum value of 68pF is recommended.

#### Minimum Capacitance (S/H Line Mode)

Unlike Line or Pixel CDS modes voltage droop across a line appears as an absolute error and is the dominant factor in determining the minimum coupling capacitor size.

$$C \min = \frac{\text{lbias } \cdot n \cdot T}{V \varepsilon}$$

where Ibias=input bias current

n=number of pixels per line

Assuming n=3000, T=500nS, I=10nA and V<sub>E</sub>=50uV the minimum required capacitor is 300nF.







#### Maximum Capacitance (S/H Line Mode)

The maximum capacitance is determined by the amount of time allowed to charge the coupling capacitor. In order to minimize the charging time the maximum capacitor can be set to the minimum value as previously calculated. In this case the

time required to charge the capacitor is:

$$t = (Rs + Rc) \cdot C \min \cdot ln \left(\frac{Vr - Vc}{V\varepsilon}\right)$$

where t= clamp pulse -width ( SYNCH)

Rc=clamp resistance

Rs=Signal source-resistance

Vr= Input reference level

Vc=XRD9815 clamp voltage

Vɛ=error voltage

Cmin = coupling capacitor

Assuming that Vr=0.5V Vc=0V, V $\epsilon$ =50uV, Rc=85 $\Omega$ , Rs=500 $\Omega$  and C=300nF, the minimum clamp period is equal to 1.6ms.





#### **3 Channel CDS Mode - Pixel Clamp**



(Internal to XRD9815)



| CDS Mode Event Table |  |  |  |  |  |
|----------------------|--|--|--|--|--|
| Event                | Action   |  |  |  |  |
| ↑BSAMP               | Connect CDS Inputs and Track Black Level                       |  |  |  |  |
| ↓BSAMP               | Hold Black Level and Track Video Level                         |  |  |  |  |
| VSAMP * ADCCLK       | Reset PGA (Vsamp and ADCCLK both must be high for AMW of 20ns) |  |  |  |  |
| ↓VSAMP               | Hold Video Level   |  |  |  |  |





#### **3 Channel CDS Mode - Line Clamp**



(Internal to XRD9815)

Notes: (1) VSAMP Timing Option #1 uses tvrcf (tvrcr is not required) (2) VSAMP Timing Option #2 uses tvrcr (tvrcf is not required)

Figure 4. 3 Channel CDS Mode – Line Clamp





#### 1 Channel CDS Mode - Pixel Clamp













Figure 6. 1 Channel CDS Mode – Line Clamp









Notes: (1) VSAMP Timing option #1 uses tvrcf. (tvrcr is not required). (2) VSAMP Timing option#2 uses tvrcr. (tvrcf is not required).













Notes:(1) Only VSAMP timing option #1 is supported in 1-Channel mode. (2) Force SYNCH to logic 1 in 1-Channel No-Clamp Mode







#### Figure 11. Write Timing



(Readback Mode Enabled, PB0=1, Register #2)

**XPEXAR** 

#### LOAD

**XRD9815** 

Note 1: Start of valid data depends on which timing becomes effective last taoe or taa.

Figure 12. Read-Back Mode Timing



Figure 13. ADC Digital Output Timing











Figure 15. 1-Channel CDS Pixel Clamp Synchronization and ADC Timing





Figure 16. 3-Channel S/H Synchronization and ADC Timing



Figure 17. 1-Channel S/H Synchronization and ADC Timing











Figure 18. (B) Single Channel Bayer Mode Synchronization and ADC Timing









Figure 20. 2-Channel G / RB Mode Synchronization and ADC Timing





**XPEXAR** 





Figure 22. Application Circuit for an AC Coupled 3-Channel Output CCD with Pixel Clamp





























Graph 9. DNL Fs = 9 MSPS, fin = 1.0kHz



Graph 10. DNL vs Output Codes Fs = 9 MSPS, fin = 1.0kHz













Graph 12. Gain vs Gain Code for Green Channel





Graph 13. XRD9815 3-Channel S/H Mode 9MHz Gain vs Gain Code (Red)

Graph 14. XRD9815 3-Channel S/H Mode 9MHz Gain vs Gain Code (Green)







Graph 16. XRD9815 3-Channel S/H Mode 12MHz Gain vs Gain Code (Red)









Graph 18. XRD9815 3–Channel S/H Mode 12MHz Gain vs Gain Code (Blue)

















XRD9815 CCD Mode  $AV_{DD} = DV_{DD} = 5V$ , tpwb = tpwv = 19ns, tbvf = 55ns, Fs = 9 MSPS



Graph 22. Gain vs. Gain Code for Different Settling Time (tstl) for All Channels





#### XRD9815 3CH CCD, $AV_{DD} = DV_{DD} = 5V$ , Fs = 12MSPS, PIXEL RATE = 4MSPS, 3Vpp, VCOM CAP = 0.03uF, All Inputs to AGND with 0.01uF CAP



Graph 23. System Offset vs. Gain





## 32 LEAD THIN QUAD FLAT PacK (7 x 7 x 1.4 mm TQFP)

Rev. 2.00



|                | INC        | CHES  | MILLIM | IETERS |
|----------------|------------|-------|--------|--------|
| SYMBOL         | MIN        | MAX   | MIN    | MAX    |
| А              | 0.055      | 0.063 | 1.40   | 1.60   |
| A <sub>1</sub> | 0.002      | 0.006 | 0.05   | 0.15   |
| A <sub>2</sub> | 0.053      | 0.057 | 1.35   | 1.45   |
| В              | 0.012      | 0.018 | 0.30   | 0.45   |
| С              | 0.004      | 0.008 | 0.09   | 0.20   |
| D              | 0.346      | 0.362 | 8.80   | 9.20   |
| D <sub>1</sub> | 0.272      | 0.280 | 6.90   | 7.10   |
| е              | 0.0315 BSC |       | 0.80   | ) BSC  |
| L              | 0.018      | 0.030 | 0.45   | 0.75   |
| α              | 0°         | 7°    | 0°     | 7°     |

Note: The control dimension is the millimeter column





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2000 EXAR Corporation Datasheet April 2000 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

