

#### AUGUST 2000


### **GENERAL DESCRIPTION**

The XRT4500 is a fully integrated multiprotocol serial interface. It supports all of the popular serial communication interface standards such as ITU-T V.35, ITU-T V.36, EIA530A, RS232 (ITU-T V.28), ITU-T X.21 and RS449. It can easily be interfaced with most common types of Serial Communications Controllers (SCCs). This device contains eight receivers and eight transmitters, in groups of six or seven. It is a complete solution containing all of the required source and load termination resistors in one 80-pin TQFP package. The XRT4500 operates at higher speeds (20MHz for V.35 and 256kbps for V.28).

The XRT4500 can be configured to operate in one of the seven interface standards in either DTE, or DCE modes of operation and power down mode. It fully supports echoed clock as well as clock and data inversion. Loopbacks are supported in DTE and DCE modes of operation. This feature eliminates the need for external circuitry for loopback implementation.

Control signals such as RI, RL, DCD, DTR, DSR are protected against glitches by internal filters. These filters can be turned off. The XRT4500 provides an internal oscillator (clock signal) which can be used to conduct standalone diagnostics of DTE equipment.

#### **BLOCK DIAGRAM**



#### **FEATURES**

- Pin Programmable Multiprotocol Serial Interface
- V.35, V.36, EIA-530 A, RS232 (V.28), V.10, V.11, X.21 and RS449 Communication Interface Standards

REV. 1.01


- V.28, V.10, V.11 and V.35 Electrical Interfaces are 'CTR2' Compliant
- Contains On-Chip Source and Load Termination Resistors
- Contains Eight Receivers and Eight Transmitters with Switchable DTE and DCE Modes
- Glitch Filters on the Control Signals (Selectable)
- +5V Single Power Supply with internal DC-DC Converter
- Full Support of Loopbacks, Data & Clock Inversion, and Echoed Clock in DTE and DCE Modes
- Full Support of Most Popular Types of HDLC Controllers (Single, Double, and Triple Clocks supported)
- High-speed V.28 Driver: 256KHz
- Internal Oscillator for Standalone DTE Loopback
   Testing
- Control Signals Can Be Registered and Non-registered
- Control Signals Can Be Tri-stated for Bus-based
   Designs
- "Cable Safe" Operation Supported
- ESD Protection Over ± 1KV Range
- TTL Level Digital Inputs
- TTL/CMOS Digital Outputs

#### APPLICATIONS

- Data Service Units (DSU)
- Channel Service Units (CSU)
- Routers
- Bridges
- Access Equipment


REV. 1.01

#### BLOCK DIAGRAM



REV. 1.01

#### PIN OUT OF THE DEVICE



#### **ORDERING INFORMATION**

| PART NUMBER | PACKAGE     | OPERATING TEMPERATURE RANGE |
|-------------|-------------|-----------------------------|
| XRT4500CV   | 80 Pin TQFP | 0°C to +70°C                |

REV. 1.01

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|--------|-------------|-------------|------|--|
| 1        | RX1D   | D_RXD       | D_TXD       | 0    | <ul> <li>Receiver 1 Digital Output – Digital Data Output to terminal equipment This output pin is the digital (TTL/CMOS level) representation of the line signal that has been received via the RX1A (pin 78) and RX1B (pin 79) input pins. The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DCE Mode – TXD Digital Output Signal This output pin functions as the TXD Digital Output signal (which should be input to the Terminal Equipment). DTE Mode – RXD Digital Output Signal This output pin functions as the RXD Digital Output signal (which should be input to the Terminal Equipment). </li> </ul> |
| 2        | VDD    |             |             |      | Analog VDD for Receiver 1, 2, 3  |
| 3        | GND    |             |             | I    | Analog GND for Receiver 1, 2, 3 and Transmitter 3  |
| 4        | МО     |             |             | -    | Mode Control – Mode Select Input 0This input pin, along with M1 and M2 are used to configure the<br>XRT4500 to operate in the desired "Communication Interface"<br>Mode. Tables 1 and 2 present the relationship between the<br>states of the M2, M1 and M0 input pins and the corresponding<br>communication interface modes selected.This input pin (along with M1 and M2) is internally latched into<br>the XRT4500, upon the rising edge of the "LATCH" signal. At this<br>point, changes in this input pin will not effect the "internally<br>latched" state of this pin.This input pin contains an Internal 20KΩ pull-up to V<br>DD.                             |
| 5        | M1     |             |             | Ι    | Mode Control – Mode Select Input 1This input pin, along with M0 and M2 are used to configure theXRT4500 to operate in the desired "Communication Interface"Mode. Tables 1 and 2 present the relationship between the statesof the M2, M1 and M0 input pins and the corresponding commu-nication interface modes selected.This input pin (along with M0 and M2) is internally latched into theXRT4500 device, upon the rising edge of the "LATCH" signal. Atthis point, changes in this input pin will not effect the "internallylatched" state of this pin.This input pin contains an Internal 20KΩ pull-up to V <sub>DD</sub> .                                       |

| PIN | SYMBOL          | DTE   | DCE   | TYPE | FUNCTION  |
|-----|-----------------|-------|-------|------|---|
| #   | _               | MODE  | MODE  |      |   |
| 6   | M2              |       |       | I    | Mode Control – Mode Select Input 2This input pin, along with M0 and M1 are used to configure theXRT4500 to operate in the desired "Communication Interface"Mode. Tables 1 and 2 present the relationship between thestates of the M2, M1 and M0 input pins and the correspondingcommunication interface modes selected.This input pin (along with M0 and M1) is internally latched intothe XRT4500 device, upon the rising edge of the "LATCH" signal. At this point, changes in this input pin will not effect the"internally latched" state of this pin.This input pin contains an Internal 20KΩ pull-up to V <sub>DD</sub> .   |
| 7   | V <sub>SS</sub> |       |       |      | <b>-6V Power Supply Signal:</b> This supply voltage is internally generated by the Switching Regulator Circuit within the XRT4500 device. The -6V is used by TX 4, 5, 6, 7, 8.  |
| 8   | TX4D            | D_RTS | D_CTS | I    | <ul> <li>Transmitter 4 – Digital Data Input from Terminal Equipment<br/>The XRT4500 accepts binary TTL Level data stream, via this<br/>input pin, converts it into either a V.11 or V.28 format and outputs<br/>it via the TX4A and TX4B output pins.</li> <li>The exact role that this pin plays depends upon whether the<br/>XRT4500 is operating in the DCE or DTE Mode.</li> <li>DCE Mode – CTS (Clear to Send) Input<br/>If the XRT4500 is operating in the DCE Mode, then this input pin<br/>should be tied to the CTS Output pin of the Terminal Equipment.</li> <li>DTE Mode – RTS (Request to Send) Input<br/>If the XRT4500 is operating in the DTE Mode, then this input pin<br/>should be tied to the RTS output pin of the Terminal Equipment.</li> </ul>  |
| 9   | VDD             |       |       |      | Analog VDD – For Transmitters 4, 5, 6, 7 and 8  |
| 10  | TX4B            | RTSB  | CTSB  | 0    | <ul> <li>Transmitter 4 – Positive Data Differential Output to Line<br/>The XRT4500 accepts a TTL binary data stream from the Termi-<br/>nal Equipment via the TX4D (pin 8) input pin. The XRT4500 will<br/>convert this data into either the V.10, V.11 or V.28 modes, and<br/>will output it via this pin and TX4A (pin 11).</li> <li>The exact role that this pin plays depends upon whether the<br/>XRT4500 is operating in the DTE or DCE mode.</li> <li>DTE Mode – Positive Polarity portion of RTS Line Signal.</li> <li>DCE Mode – Positive Polarity portion of CTS Line Signal.</li> <li>Note: If the XRT4500 has been configured to operate in either<br/>the V.35, V.28/EIA-232 or V.10 Modes, then all of the data will be<br/>outputted (to the line) in a single-rail manner via this output pin.</li> </ul> |

REV. 1.01

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |
|----------|--------|-------------|-------------|------|---|
| 11       | TX4A   | RTSA        | CTSA        | 0    | <ul> <li>Transmitter 4 – Negative Data Differential Output to Line The XRT4500 accepts a TTL binary data stream from the Terminal Equipment via the TX4D (pin 8) input pin. The XRT4500 will convert this data into either the V.10, V.11 or V.28 modes, and will output it via this pin and TX4B (pin 10). The exact function of this output pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. </li> <li>DTE Mode – Negative Polarity portion of the RTS Line Signal.</li> <li>DCE Mode – Negative Polarity portion of the CTS Line Signal.</li> <li>Note: This output pin is not used if the XRT4500 has been con- figured to operate in either the V.35, V.28/EIA-232 or V.10 Modes.</li></ul>  |
| 12       | TX5A   | DTRA        | DSRA        | 0    | <ul> <li>Transmitter 5 – Negative Data Differential Output to Line<br/>The XRT4500 accepts a TTL binary data stream via the TX5D (pin<br/>15) input pin. The XRT4500 will convert this data into either the V.11<br/>or V.28 modes, and will output it via this pin and TX5B (pin 13). The<br/>exact function of this output pin depends upon whether the<br/>XRT4500 device is operating in the DTE or DCE mode.</li> <li>DTE Mode – Negative Polarity portion of the DTR Line Signal.<br/>Transmitter 5 accepts a TTL level binary data stream (as the<br/>Data Terminal Read – DTR) from the terminal equipment.</li> <li>DCE Mode – Negative Polarity portion of the DSR Line Signal.</li> <li>Note: This output pin is not used if the XRT4500 has been config-<br/>ured to operate in either the V.35, V.28/EIA-232 or V.10 Modes.</li> </ul> |
| 13       | TX5B   | DTRB        | DSRB        | 0    | <ul> <li>Transmitter 5 – Positive Data Differential Output to Line The XRT4500 accepts a TTL binary data stream via the TX5D (pin 15) input pin. The XRT4500 will convert this data into either the V.11 or V.28 modes, and will output it via this pin and TX5A (pin 12). The exact function of this output pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode.</li> <li>DTE Mode – Positive Polarity portion of DTR Line signal.</li> <li>DCE Mode – Positive Polarity portion of DSR Line signal.</li> <li>Note: If the XRT4500 has been configured to operate in either the V.35, V.28/EIA-232 or V.10 Modes, then all of the data will be outputted (to the line) in a single-ended manner, via this output pin.</li> </ul>   |
| 14       | GND    |             |             |      | Analog GND – For Transmitters 4, 5, 6, 7, and 8.  |

| <b>#</b><br>15 |      |       | DCE   | TYPE | FUNCTION  |
|----------------|------|-------|-------|------|---|
| 15             |      | MODE  | MODE  |      |   |
|                | TX5D | D_DTR | D_DSR | Ι    | <ul> <li>Transmitter 5 – Digital Data Input from Terminal Equipment<br/>This input pin accepts a TTL level binary data stream, from the<br/>local terminal equipment, and outputs it, in either a V.10, V.11 or<br/>V.28 manner, via the TX5A (pin 12) and TX5B (pin 13) output<br/>pins. The exact role that this input pin plays depends upon<br/>whether the XRT4500 is operating in the DTE or DCE Modes.</li> <li>DTE Mode – Data Terminal Ready (DTR) Input Pin<br/>If the XRT4500 is operating in the DTE mode, then this input pin<br/>should be tied to the DTR output pin of the terminal equipment.</li> <li>DCE Mode – Data Set Ready (DSR) Input Pin<br/>If the XRT4500 is operating in the DCE mode, then this input pin<br/>should be tied to the DSR output pin of the terminal equipment.</li> <li>Note: If the XRT4500 has been configured to operate in the<br/>"Registered" Mode, then data applied to this input pin will be<br/>latched (into the XRT4500) upon the rising edge of the<br/>REG_CLK input signal.</li> </ul> |
| 16             | VPP  |       |       |      | <b>+12V Power Supply Bias Signal:</b> This supply voltage is internally generated by the Charge Pump Circuit within the XRT4500 device. If +12V is available, then the external components can be eliminated.   |
| 17             | TX8D | D_RL  | D_RI  | Ι    | <ul> <li>Transmitter 8 – Digital Data Input from Terminal Equipment<br/>This input accepts a TTL level binary data stream, from the local<br/>terminal equipment, and outputs it, in either a V.10 or V.28 man-<br/>ner via the TX8O (pin 19) output pin.</li> <li>DCE Mode – Ring Indicator (or Test Mode) Input Pin<br/>If the XRT4500 has been configured to operate in the<br/>DCE Mode – This input pin should be connected to either the<br/>"RI" (Ring Indicator) or the "TM" (Test Mode) indicator output pin<br/>of the Terminal Equipment.</li> <li>DTE Mode – Remote Loop-back Indicator Input Pin<br/>If the XRT4500 has been configured to operate in the<br/>DTE Mode – This input pin should be connected to the "RL"<br/>(Remote Loop-back) indicator output pin of the Terminal Equip-<br/>ment.</li> <li>Note: If the XRT4500 has been configured to operate in the<br/>"Registered" Mode, then data applied to this input pin will be</li> </ul>   |

REV. 1.01

### **PIN DESCRIPTIONS**

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|--------|-------------|-------------|------|--|
| 18       | ΓP     |             |             | Ι    | Loopback Command Input Pin – Active Low:<br>This active-low input pin permits the user to configure the<br>XRT4500 into a "Loop-Back" Mode. The exact loop-back will<br>depend upon whether the XRT4500 is operating in the DTE or<br>DCE Modes.<br>Setting this input pin to "LOW" enables the Loop-back Operation.<br>Setting this input pin to "HIGH" disables the Loop-back Operation.<br>This input pin contains an Internal 20KΩ pull-up to V <sub>DD</sub> .  |
| 19       | TX8O   | RLA         | RIA         | 0    | <ul> <li>Transmitter 8 – Single Ended Data Output to Line The XRT4500 accepts a TTL level binary data stream, from the local terminal equipment via the "TX8D" input pin (pin 17), and outputs it, in either a V.10 or V.28 manner via this output pin. The exact role that this output pin plays depends upon whether the XRT4500 is operating in the DTE or DCE Modes. </li> <li>If the XRT4500 is configured to operate in the DCE Mode: This output pin will typically drive the state of either the "RI" (Ring Indicator) or "TM" (Test Mode) signals to the Remote  Terminal Equipment. </li> <li>If the XRT4500 is configured to operate in the DTE Mode: This output pin will typically drive the state of the "RL" (Remote  Loop-back) signal to the Remote Terminal Equipment.</li></ul> |
| 20       | VDD    |             |             |      | Analog VDD – For Receivers 4, 5, 6, 7 and 8.   |
| 21       | CPP    |             |             |      | <b>Charge Pump Capacitor Pin:</b> The user is expected to apply a 2.2µF tantalum capacitor between pin 21 and pin 22.  |
| 22       | СРМ    |             |             |      | <b>Charge Pump Capacitor Pin:</b> The user is expected to apply a 2.2µF tantalum capacitor between pin 21 and pin 22.  |

**Note:** Sample names beginning with D\_ are digital signals.

**NOTE:** Sample names ending with B and A are the positive and negative polarities of differential signals respectively.

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|--------|-------------|-------------|------|--|
| 23       | RX8D   | D_RI        | D_RL        | 0    | <b>Receiver 8 – Digital Data Output to Terminal Equipment</b><br>The XRT4500 receives a line signal (in either the V.10 or V.28<br>manner) via the RX8I input pin (Pin 25). The XRT4500 then con-<br>verts this data into a digital format (e.g., a CMOS level binary<br>data stream) and outputs it via this pin. The exact functionality of<br>this output pin depends upon whether the XRT4500 is operating<br>in the DCE or DTE Modes. |
|          |        |             |             |      | DCE Mode – Remote Loop-back Indicator Output<br>If the XRT4500 has been configured to operate in the DCE<br>Mode – This output pin should be connected to the "RL" (Remote<br>Loop-back) indicator input pin (of the Terminal Equipment).  |
|          |        |             |             |      | DTE Mode – Ring Indicator (or Test Mode Indicator) Output<br>If the XRT4500 has been configured to operate in the DTE<br>Mode – This output pin should be connected to either the "RI"<br>(Ring Indicator) or "TM" (Test Mode) input pin of the Terminal<br>Equipment.   |
|          |        |             |             |      | <b>Notes:</b> This output pin is tri-stated if the EN_OUT* input pin (pin 48) is "HIGH". If the XRT4500 has been configured to operate in the "Registered" Mode, then data will be outputted via this pin, upon the rising edge of the REG_CLK clock signal.   |
| 24       | REG    |             |             | I    | <b>Register Mode Control Select Input Pin:</b><br>This input pin permits the user to configure the XRT4500 to<br>operate in either the "Registered" Mode or in the "non-Regis-<br>tered" Mode. If the XRT4500 has been configured to operate in<br>the "Registered" Mode, then the following will happen.  |
|          |        |             |             |      | <ul> <li>Data at the "TX5D" and "TX8D" input pins (Pins 15 &amp; 17) will<br/>be latched into the XRT4500 circuitry upon the rising edge of<br/>the clock signal applied at the "REG_CLK" input pin.</li> </ul>  |
|          |        |             |             |      | <ul> <li>Data will be output via the "RX5D" and "RX8D" pins, upon the<br/>rising edge of the clock signal applied at the "REG_CLK" input<br/>pin.</li> </ul>   |
|          |        |             |             |      | If the XRT4500 has been configured to operate in the "Non-Reg-<br>istered" Mode, then the "REG_CLK" clock signal will have no<br>effect on the processing of signals via the "TX5D", "TX8D",<br>"RX5D" and "RX8D" pins.  |
|          |        |             |             |      | Setting the "REG" input to "HIGH" configures the XRT4500 to operate in the "Registered" Mode.  |
|          |        |             |             |      | Setting the "REG" input to "LOW" configures the XRT4500 to operate in the "Non-Registered" Mode.   |
|          |        |             |             |      | This pin contains an internal $20 \text{K}\Omega$ pull-down to ground.   |

×r

REV. 1.01

| PIN<br># | SYMBOL          | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |
|----------|-----------------|-------------|-------------|------|---|
| 25       | RX8I            | RIA         | RLA         | Ι    | <ul> <li>Receiver 8 – Line Input Pin:<br/>This input pin accepts either a V.10 or V.28 type signal from the<br/>line. Receiver 8 will then convert this signal into a "CMOS" level<br/>(digital) signal and output this signal to the Terminal Equipment<br/>via the RX8D output pin (Pin 23). The exact function of this out-<br/>put pin depends upon whether the XRT4500 device is operating<br/>in the DTE or DCE mode.</li> <li>DTE Mode – Negative polarity portion of RI line signal</li> <li>DCE Mode – Negative polarity portion of RL line signal</li> <li>Notes: <ol> <li>For some DTE applications, this input pin would accept<br/>the "RI" (Ring Indicator) line signal (in either the V.10 or<br/>V.28 format) form the DCE Terminal Equipment.</li> </ol> </li> <li>For some DCE applications, this input pin would accept the<br/>"RL" (Remote Loop-back") line signal (in either the V.10 or<br/>the V.28 format) from the DTE Terminal Equipment.</li> </ul> |
| 26       | V <sub>SS</sub> |             |             |      | <b>-6V Power Supply:</b> This supply voltage is internally generated by the Switching Regulator Circuit within the XRT4500 device. The -6V power supply is used by receivers 4, 5, 6, 7 and 8. If a -6V supply is available then the external components can be eliminated.   |
| 27       | TR7             | LLA         | LLA         | 1/0  | <ul> <li>Transceiver # 7 I/O Pins The exact function of this pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes. </li> <li>DTE Mode – Transmitter 7 – Single Ended Data Output to Line Transceiver 7 accepts a CMOS level signal via the "TX76D" input pin (pin 28). This digital data is converted into either a V.10 or V.28 electrical signal; which is then output (via this pin), on the line to the Remote Terminal Equipment. </li> <li>DCE Mode – Receiver 7 – Single Ended Data Input from Line This input pin accepts the line signal, from the Remote Terminal  Equipment, in a "single-ended" manner. This line signal is converted into a CMOS level signal and is output (to the local Terminal  Equipment) via the "RX67D" output pin (Pin 32).</li></ul>   |
| 28       | TX76D           | D_LL        | D_DCD       | I    | Digital Input – Refer to Mode Control Table   |

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |
|----------|--------|-------------|-------------|------|---|
| 29       | TR6A   | DCDA        | DCDA        | I/O  | <b>Transceiver # 6 Line Signal I/O Pin:</b><br>The exact function of this pin depends upon whether the<br>XRT4500 has been configured to operate in the DCE or DTE<br>Mode.   |
|          |        |             |             |      | <b>DTE Mode: Negative Polarity Input of DCD (Data Carrier Detect) Signal:</b><br>This input pin (along with TR6B, pin 30) accepts the line signal, from the remote terminal equipment, in either a Single-Ended or Differential manner. This line signal is converted to CMOS level signals and is outputted (to the local terminal equipment) via the RX67D output pin (Pin 32). |
|          |        |             |             |      | DCE Mode: Negative Polarity Output Signal (of DCD-Data<br>Carrier Detect) to the Line:<br>Transceiver 6 accepts TTL level binary data stream, via the<br>"TX67D" (pin 28) input pin. This output pin, along with "TR6B"<br>(pin 30) will output this data to the Remote Terminal Equipment).<br>via an Analog Line Signal.  |
|          |        |             |             |      | <b>Note:</b> This I/O pin will not be used if the XRT4500 has been con-<br>figured to operate in either the V.28/RS-232 or the V.35 Commu-<br>nications Interface Mode.   |
| 30       | TR6B   | DCDB        | DCDB        | I/O  | <b>Transceiver #6 Line Signal I/O Pin</b><br>The exact function of this pin, depends upon whether the<br>XRT4500 has been configured to operate in the DCE or DTE<br>Mode.  |
|          |        |             |             |      | DTE Mode: Receiver 6 – Positive Polarity Input of DCD (Data Carrier Detect) Signal:<br>This input pin (along with TR6A, pin 29) accepts the line signal, from the remote terminal equipment, in either a Single-Ended or Differential manner. This line is converted to CMOS signal levels and is output (to the local terminal equipment) via the RX67D output pin (Pin 32).     |
|          |        |             |             |      | DCE Mode: Transmitter 6 – Positive Polarity Output of DCD<br>(Data Carrier Data Signal) Pin:<br>Transceiver 6 accepts a TTL level binary data stream, via the<br>TX67D (pin 28) input pin. This output pin (along with TR6A, pin<br>29) will output this data (to the remote terminal equipment) via<br>an Analog line signal.  |

REV. 1.01

#### **PIN DESCRIPTIONS**

| PIN<br># | SYMBOL  | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|---------|-------------|-------------|------|--|
| 31       | DCE/DTE | LOW         | HIGH        | Ι    | <ul> <li>DCE/DTE Mode Select:<br/>This input pin permits the user to configure the XRT4500 to operate in either the DCE Mode or in the DTE Mode.</li> <li>Logic 0: DTE Mode Operation<br/>When the XRT4500 is configured to operate in the "DTE" Mode, then "Transceiver # 3" will be configured to function as a Receiver.</li> <li>Logic 1: DCE Mode Operation<br/>When the XRT4500 is configured to operate in the "DCE" Mode, then "Transceiver # 3" will be configured to function as a Receiver.</li> </ul>  |
| 32       | RX67D   | D_DCD       | D_LL        | 0    | <ul> <li>Transceiver 6/7 Digital Output Pin:<br/>The exact function of this pin depends upon whether the XRT4500 has been configured to operate in the DCE or DTE Mode.</li> <li>DTE Mode – Data Carrier Detect (DCD) Output Pin</li> <li>When the XRT4500 is operating in the DTE Mode, this transceiver functions as a "line receiver". This line receiver accepts either a V.10, V.28 or V.11 line signal via the TR6A and TR6B input pins (pins 29 and 30) and converts this line signal into a CMOS level binary data stream. This binary data stream is output via this pin. For DTE applications, this input pin should be connected to the "DCD" input pin of the "Terminal Equipment".</li> <li>DCE Mode – Local Loop-back (LL) Indicator Output Pin</li> <li>When the XRT4500 is operating in the DCE Mode, this transceiver functions as a "line receiver". This line receiver accepts either a V.10, V.28 or V.11 line signal via the TR6A and TR6B input pins (pins 29 and 30) and converts this input pin should be connected to the "DCD" input pin of the "Terminal Equipment".</li> <li>DCE Mode – Local Loop-back (LL) Indicator Output Pin</li> <li>When the XRT4500 is operating in the DCE Mode, this transceiver functions as a "line receiver". This line receiver accepts either a V.10, V.28 or V.11 line signal via the TR6A and TR6B input pins (pins 29 and 30) and converts this line signal into a CMOS level binary data stream. This binary data stream is output via this pin. For DTE applications, this input pin should be connected to the "LL" input pin of the "Terminal Equipment".</li> </ul> |

**Note:** Sample names beginning with D\_ are digital signals.

**NOTE:** Sample names ending with B and A are the positive and negative polarities of differential signals respectively.

### **PIN DESCRIPTIONS**

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |
|----------|--------|-------------|-------------|------|---|
| 33       | RX5D   | D_DSR       | D_DTR       | 0    | <ul> <li>Receiver 5 – Digital Data Output to Terminal Equipment The XRT4500 accepts a line signal (in either the V.10, V.11 or V.28 manner) via the RX5A and RX5B input pins (Pins 35 &amp; 36). The XRT4500 then converts this data into digital format (e.g., a CMOS level binary data stream) and outputs it to the Terminal Equipment via this pin.</li> <li>The exact role that this pin plays depends upon whether the XRT4500 device is operating in the DCE or DTE modes.</li> <li>DTE Mode – Data Set Ready (DSR) Output Pin For DTE applications, this output pin should be connected to the "DSR" input of the Terminal Equipment.</li> <li>DCE Mode – Data Terminal Ready (DTR) Output Pin For DCE applications, this output pin should be connected to the "DTR" input pin of the Terminal Equipment.</li> <li>Note: <ol> <li>This output pin is tri-stated if the EN_OUT input pin (pin 48) is "HIGH".</li> <li>If the XRT4500 has been configured to operate in the "Registered" Mode, then data will be outputted via this pin upon the rising edge of the "REG_CLK" clock signal.</li> </ol> </li> </ul> |
| 34       | EC     |             |             | Ι    | <b>Echo Clock Mode Select Input Pin</b><br>This input pin permits the user to enable or disable the "Echo-<br>Clock" Mode feature within the XRT4500 device. If the user con-<br>figures the XRT4500 to operate in the "Echo-Clock" Mode, then<br>the RX3D output pin (Pin 73) will be internally looped into the<br>"TX2D" input pin (Pin 67).<br>Setting this input pin "LOW" enables the "Echo-Clock" Mode.<br>Setting this input pin "HIGH" disables the "Echo-Clock" Mode.<br><i>Note: The "Echo-Clock" Mode feature is only available if the</i><br><i>XRT4500 is operating in the DTE Mode.</i><br>This input pin contains an internal 20KΩ pull-up to V <sub>DD</sub> .   |

**Note:** Symbol names beginning with D\_ are digital signals.

Note: Symbol names ending with B and A are the positive and negative polarities of differential signals respectively.

REV. 1.01

### **PIN DESCRIPTIONS**

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|--------|-------------|-------------|------|--|
| 35       | RX5B   | DSRB        | DTRB        | I    | <b>Receiver 5 – Positive Data Differential Input from Line</b><br>The XRT4500 will accept either a V.10, V.11 or V.28 type signal<br>via this input pin, along with RX5A (Pin 36) and will generate a<br>resulting CMOS level binary data stream, via the RX5D (Pin 33)<br>output pin. The exact function of this input pin depends upon<br>whether the XRT4500 device is operating in the DTE or DCE<br>mode.   |
|          |        |             |             |      | <b>DTE Mode</b> – Positive polarity portion of the DSR line signal.  |
|          |        |             |             |      | <b>DCE Mode</b> – Positive polarity portion of the DTR line signal.  |
|          |        |             |             |      | <b>Note:</b> If the XRT4500 has been configured to operate in either the V.35, V.28/EIA-232 or V.10 modes, then all of the data will be output (to the line) in a single-ended manner, via this output pin.  |
| 36       | RX5A   | DSRA        | DTRA        | I    | <ul> <li>Receiver 5 – Negative Data Differential Input from Line</li> <li>The XRT4500 will accept either a V.10, V.11 or V.28 type signal via this input pin, along with RX5B (pin 35) and will generate a resulting CMOS level binary data stream, via the RX5D (Pin 33) output pin. The exact function of this input pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode.</li> <li>DTE Mode – Negative polarity portion of the DSR line signal.</li> <li>DCE Mode – Negative polarity portion of the DTR line signal.</li> </ul> |
|          |        |             |             |      | <b>Note:</b> This input pin is not used if the XRT4500 has been configured to operate in either the V.35, V.28/EIA-232, or V.10 Modes.   |
| 37       | RX4A   | CTSA        | RTSA        | I    | Receiver 4 – Negative Data Differential Input from Line<br>The XRT4500 will accept either a V.11 or V.28 type signal via<br>this input pin, along with RX4B (pin 38) and will generate a<br>resulting CMOS level binary data stream, via the RX4D output<br>pin (Pin 40). The exact function of this input pin depends upon<br>whether the XRT4500 device is operating in the DTE or DCE<br>mode.<br>Note: This input pin is not used if the XRT4500 has been config-<br>ured to operate in either the V.35, V.28/EIA-232, or V.10 Modes.                      |
| 38       | RX4B   | CTSB        | RTSB        | I    | <b>Receiver 4 – Positive Data Differential Input from Line</b><br>The XRT4500 will accept either a V.11 or V.28 type signal via<br>this input pin, along with RX4A (pin 37) and will generate a<br>resulting CMOS level binary data stream, via the RX4D output<br>pin (Pin 40). The exact function of this input pin depends upon<br>whether the XRT4500 device is operating in the DTE or DCE<br>mode.   |

**Note:** Symbol names beginning with D\_ are digital signals.

Note: Symbol names ending with B and A are the positive and negative polarities of differential signals respectively.

### **PIN DESCRIPTIONS**

| PIN | SYMBOL    | DTE   | DCE   | TYPE | FUNCTION   |
|-----|-----------|-------|-------|------|--|
| #   |           | MODE  | MODE  |      |  |
| 39  | SLEW_CNTL |       |       | 0    | <ul> <li>V.28/V.10 Slew-Rate Control Pin – This pin permits the user to specify the slew rate of the V.10 or V.28 output driver. The user accompanies this by connecting a resistor (of a specific value) between this pin and ground.</li> <li>Figure 24 presents a plot which depicts the relationship between the 'Rise/Fall Time' of a V.10 output signal (from the XRT4500) and the value of this resistor.</li> <li>Figure 25 presents a plot which depicts the relationship between the slew-rate (expressed in terms of V/µs) of a V.28 output signal (from the XRT4500) and the value of this resistor.</li> </ul>                    |
| 40  | RX4D      | D_CTS | D_RTS | 0    | <b>Receiver 4 – Digital Data Output to Terminal Equipment</b><br>This output pin is the digital (CMOS level) representation of the<br>line signal that is applied to the RX4A (pin 37) and RX4B (pin 38)<br>input pins.  |
|     |           |       |       |      | The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Mode.   |
|     |           |       |       |      | <b>DCE Mode – CTS (Clear to Send) Output Signal</b><br>For DCE Mode applications, this output pin should be connected<br>to the "CTS" input pin of the Terminal Equipment.   |
|     |           |       |       |      | <b>DTE Mode – RTS (Request to Send) Output Signal</b><br>For DTE Mode applications, this output pin should be connected<br>to the "RTS" input pin of the Terminal Equipment.   |
| 41  | Vsense    |       |       | I    | Switching Regulator – Voltage sense input  |
| 42  | Isense    |       |       | I    | Switching Regulator – Current sense input  |
| 43  | GND_REG   |       |       |      | Switching Regulator Ground   |
| 44  | LATCH     |       |       | I    | Mode Control Input Latch Enable – Logic 0:<br>This input pin permits the user to latch the states of the Mode<br>Control Input pins (4, 5, and 6) (M0, M1, and M2) into the<br>XRT4500 circuitry. This feature frees up the signals (driving the<br>Mode Control Input pins) for other purposes.<br>Driving this input, from "low" to "high" latches the contents of the<br>Mode Control pins of the XRT4500 (into the XRT4500 circuitry).<br>For the duration that the LATCH input pin is "high", the user can<br>change the state of the signals controller the M0, M1 and M2<br>input pins, without effecting the operation of the XRT4500. |
| 45  | CLKFS     |       |       | 0    | Internally Generated 500kHz Clock – This clock signal is inter-<br>nally used to drive both the switching regulator and the digital<br>'Glitch' filters. The user is advised to leave this pin floating.   |

**Note:** Symbol names beginning with D\_ are digital signals.

**NOTE:** Symbol names ending with B and A are the positive and negative polarities of differential signals respectively.

REV. 1.01

#### **PIN DESCRIPTIONS**

| PIN<br># | SYMBOL          | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |  |
|----------|-----------------|-------------|-------------|------|---|--|
| 46       | E_232H          |             |             | Ι    | High Speed RS-232 Enable – Logic 0 enables high speed RS-<br>232 mode (drives $3K\Omega$ in parallel with 1000pF at 256 KHz).<br>Internal $20K\Omega$ pull-up to $V_{DD}$ .This input pin permits the user to either enable or disable the<br>'High-Speed RS-232 Driver' feature. The non high speed mode<br>provides a 120 Kbps clock rate.Note: This pin setting applies to all 'RS-232/V.28 Drivers' within<br>the XRT4500.  |  |
| 47       | V <sub>DD</sub> |             |             |      | Analog V <sub>DD</sub> for the Internal Switching Regulator   |  |
| 48       | EN_OUT          |             |             | Ι    | Output Enable Pin for Receiver 5 and 8This active-low output pin permits the user to tri-state the<br>"RX5D" and "RX8D" output pins (Pins 23 & 33).Setting this input pin "low" causes the XRT4500 to tri-state the<br>"RX5D" and "RX8D" output pins. Conversely, setting this input<br>pin "high" enables the "RX5D" and the "RX8D" output drivers for<br>signal transmission to the local Terminal Equipment.This input pin contains an internal 20kΩ pull-down resistor to<br>ground.  |  |
| 49       | REG_CLK         |             |             | Ι    | <ul> <li>Register Mode Clock Input Signal:<br/>If the XRT4500 has been configured to operate in the "Registered" Mode, then a rising clock edge at this input causes the XRT4500 to do the following.</li> <li>Data at the TX5D and TX8D input pins (Pins 15 &amp; 17) will be latched into the XRT4500 circuitry.</li> <li>Data will be outputted via the RX5D and RX8D pins (Pins 23 &amp; 33).</li> <li>This input pin has no function when the XRT4500 is operating in the "Non-Registered" Mode. The user configures the XRT4500 to operate in the "Registered" Mode, by pulling the "REG" input pin to V<sub>DD</sub>.</li> </ul> |  |

**Note:** Symbol names beginning with D\_ are digital signals.

**NOTE:** Symbol names ending with B and A are the positive and negative polarities of differential signals respectively.

### **PIN DESCRIPTIONS**

| PIN<br># | SYMBOL              | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |
|----------|---------------------|-------------|-------------|------|---|
| 50       | 2CK/ <del>3CK</del> |             |             | Ι    | <ul> <li>2 or 3 Clock Select Input Pin<br/>This input pin permits the XRT4500 to operate in either the "2<br/>Clock" or "3 Clock" Mode. If the XRT4500 is configured to oper-<br/>ate in the '2-Clock' mode, then the XRT4500 will synthesize the<br/>'RX2D' Clock signal, from the clock signal applied at the 'TX3D'<br/>input pin. Conversely, if the XRT4500 is configured to operate in<br/>the '3 Clock' Mode, then the XRT4500 will synthesize the 'RX2D'<br/>Clock signal from the live signal received via 'RX2A' and 'RX2B'<br/>input pin. Setting this input pin "high" configures the XRT4500 to<br/>operate in the "2 Clock" Mode. Conversely, setting this input pin<br/>"low" configures the XRT4500 to operate in the "3 Clock" Mode.</li> <li>Note:<br/>1. This input pin is ignored if the XRT4500 is configured to<br/>support the X.21 Communications Interface.</li> <li>Logic Don't Care: 1 Clock When in the X.21 Mode (M2, M1, M0 = 011)<br/>Logic 0: 3 Clocks When Mode ≠ X.21 (M2, M1, M0 ≠ 011)<br/>Logic 1: 2 Clocks When Mode ≠ X.21 (M2, M1, M0 ≠ 011)<br/>Note:<br/>2. This input pin is ignored if the XRT4500 is configured to<br/>operate in the DTE Mode.<br/>This input pin contains an internal 20kΩ pull-up to V<sub>DD</sub>.</li> </ul> |
| 51       | VDD_REG             |             |             |      | <b>Analog VDD</b> – Charge pump and switching regulator output drivers  |
| 52       | SR_OUT              |             |             | 0    | Switching Regulator – Inductor driver output  |

**Note:** Symbol names beginning with D\_ are digital signals.

**NOTE:** Symbol names ending with B and A are the positive and negative polarities of differential signals respectively.

REV. 1.01

| PIN<br># | SYMBOL                | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |
|----------|-----------------------|-------------|-------------|------|---|
| 53       | OSCEN                 |             |             | I    | Test Oscillator Enable – Active Low;<br>This active-low input pin permits the user to enable or disable the<br>"Internal Oscillator" within the XRT4500. If the user enables this fea-<br>ture then the XRT4500 will begin generating a clock signal via both<br>the RX2D and RX3D output pins. The frequency of this clock signal<br>ranges between 32kHz and 64kHz.This clock signal can be used to support "Stand-Alone DTE Diag-<br>nostic" Testing.Setting this input to "0" enables the "Internal Oscillator".<br>Setting this input to "1" disables the "Internal Oscillator".Note: The "Internal Oscillator" is only available if the XRT4500 is<br>operating in the DTE Mode.This input pin contains an internal 20kΩ pull-up to V <sub>DD</sub> .   |
| 54       | CLKINV                |             |             | Ι    | Invert Clock Input Pin – This 'Active -Low' input pin permits the user to either enable or disable the 'Clock/Inversion' feature. The exact manifestation of the 'Clock Inversion' feature depends upon whether the XRT4500 is operating in the 'DCE' or 'DTE' Mode.<br>If the XRT4500 is operating in the DTE Mode, then the RX3D output signal (which is receiving the TXC signal) will be inverted before it is outputted to the terminal equipment.<br>If the XRT4500 is operating in the DCE Mode, then the TX3D input signal (which is transmitting the TXC signal) will be inverted before it converted into the analog format and is output to the line.<br>Setting this input pin 'Low' enables the 'Clock Inversion' feature.<br>Conversely, setting this input pin 'High' disables this feature. |
| 55       | DTINV                 |             |             | I    | <b>Invert Data</b> – Active Low; <b>Logic 0</b> : Data Inverted.<br><b>Logic 1</b> : Data not Inverted. Internal $20K\Omega$ pull-up V <sub>DD</sub> .  |
| 56       | V <sub>SS</sub> _T123 |             |             |      | -6V Power Supply Signal: This supply voltage is internally gener-<br>ated by the Switching Regulator Circuit within the XRT4500.  |
| 57       | GND                   |             |             |      | Digital Ground: for transmitters 1, 2, and 3  |
| 58       | VDD_T123              |             |             |      | Analog VDD: for transmitters 1, 2, and 3  |
| 59       | GND_T12               |             |             |      | Analog Ground: Transmitters 1 and 2   |

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |  |
|----------|--------|-------------|-------------|------|---|--|
| 60       | TX1D   | D_TXD       | D_RXD       | I    | <ul> <li>Transmitter 1 – Digital Data Input from Terminal Equipment.<br/>The exact role that this input pin plays depends upon whether<br/>the XRT4500 is operating in the DTE or DCE Modes.</li> <li>DTE Mode – TXD (Transmit Data) Input:<br/>The DTE Terminal Equipment is expected to input the TXD<br/>(Transmit Data) via this input pin.</li> <li>The XRT4500 will convert this binary data stream into either the<br/>V.35, V.11, or V.28 format and will output this data via the TX1A<br/>and TX1B output pin.</li> </ul>   |  |
|          |        |             |             |      | DCE Mode – RXD (Receive Data) Input:<br>The DCE Terminal Equipment is expected to input the RXD<br>(Receive Data) via this input pin.<br>The XRT4500 will convert this binary data stream into either the   |  |
|          |        |             |             |      | V.35, V.11 or V.28 format and will output this data via the TX1A and TX1B output pins.  |  |
| 61       | CM_TX1 |             |             | 0    | AC GND- Transmitter 1 Output Termination center tap in V.35 Mode. Connect a $0.1\mu$ F capacitor to ground.   |  |
| 62       | TX1B   | TXDB        | RXDB        | 0    | <ul> <li>Transmitter 1 – Positive Data Differential Output to line.<br/>The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes.</li> <li>DTE Mode: Transmit Data (TXD) – Positive Polarity Output Line Signal<br/>Transmitter 1 accepts a TTL Level binary data stream (as the "Transmit Data" – TXD) from the DTE Terminal Equipment.<br/>Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35, prior to transmission to the line.</li> <li>If this data is being converted into either the V.11 or V.35 format, then this pin outputs the positive-polarity portion of the "TXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin will output this data to the line, in a single-ended manner.</li> <li>DCE Mode: Receive Data (RXD) – Positive Polarity Output Line Signal</li> <li>Transmitter 1 accepts a CMOS (or TTL) level signal binary data stream (as the "Receive Data" – RXD) from the DCE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line.</li> <li>If this data is being converted into either the V.11 or V.35 format, then this pin outputs the positive polarity portion of the "RXD" data stream (as the "Receive Data" – RXD) from the DCE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line.</li> <li>If this data is being converted into either the V.11 or V.35 format, then this pin outputs the positive polarity portion of the "RXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin outputs this data to the line in a single-ended manner.</li> </ul> |  |

xr

REV. 1.01

| PIN<br># | SYMBOL | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|--------|-------------|-------------|------|--|
|          | TX1A   |             |             | 0    | <ul> <li>Transmitter 1 – Negative Data Differential Output to Line The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes.</li> <li>DTE Mode: Transmit Data (TXD) – Negative Polarity Output Signal Transmitter 1 accepts a TTL level binary data stream (as the "Transmit Data" – TXD) from the DTE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line.</li> <li>If this data is being converted into either the V.11 or V.35 format, then this pin outputs the negative-polarity portion of the "TXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin is in-active.</li> <li>DCE Mode: Receive Data (RXD) – Negative Polarity Output Line Signal Transmitter 1 accepts a TTL level binary data stream (as the "Receive Data" – RXD) from the DCE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line.</li> </ul> |
|          |        |             |             |      | If this data is being converted into either the V.11 or V.35 format, then this pin outputs the negative-polarity portion of the "RXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin is inactive.   |

| PIN<br># | SYMBOL | DTE<br>MODE          | DCE<br>MODE         | TYPE | FUNCTION  |
|----------|--------|----------------------|---------------------|------|---|
| # 64     | TX2A   | <b>MODE</b><br>SCTEA | <b>MODE</b><br>RXCA | 0    | <ul> <li>Transmitter 2 – Negative Data Differential Output to Line The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Mode.</li> <li>DTE Mode Transmit Clock Echo (SCTE) – Negative Polarity Output Signal Transmitter 2 accepts a TTL level binary data system (as the 'Transmit Clock Echo' – SCTE) from the DTE terminal equip- ment. Transmitter 2 converts this digital data into any of the fol- lowing electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line.</li> <li>If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Negative Polarity' portion of the 'SCTE' data to the line. If this data is being converted into the V.10 or V.28 electrical format, then this output pin is in-active.</li> <li>DCE Mode Receive Clock (RXC) Signal – Negative Polarity Output Line Signal Transmitter 2 accepts a TTL level binary data system (as the 'Receive Clock - RXC) from the DCE terminal equipment. Transmitter 2 accepts a TTL level binary data system (as the 'Receive Clock - RXC) from the DCE terminal equipment. Transmitter 2 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line.</li> <li>If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Negative Polarity' portion of the 'RXC' data to the line. If this data is being converted into the V.10</li> </ul> |
|          |        |                      |                     |      | or V.28 electrical format, then this output pin is in-active.   |

REV. 1.01

| PIN | SYMBOL | DTE   | DCE  | TYPE | FUNCTION  |
|-----|--------|-------|------|------|---|
| #   |        | MODE  | MODE |      |   |
| 65  | TX2B   | SCTEB | RXCB | 0    | <ul> <li>Transmitter 2 – Positive Data Differential Output to line.<br/>The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Mode.</li> <li>DTE Mode Transmit Clock Echo (SCTE) – Positive Polarity Output Signal</li> <li>Transmitter 2 accepts a TTL level binary data system (as the 'Transmit Clock Echo' – SCTE) from the DTE terminal equipment. Transmitter 2 converts this digital data into any of the following electrical formats: V10, V.11, V.28 or V.35 prior to transmission to the line.</li> <li>If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Positive Polarity' portion of the 'SCTE' data to the line. If this data is being converted into the V.10 or V.28 electrical format, then this output pin is in-active.</li> <li>DCE Mode Receive Clock (RXC) Signal – Positive Polarity Output Line Signal</li> <li>Transmitter 2 accepts a TTL level binary data system (as the 'Receive Clock - RXC) from the DCE terminal equipment. Transmitter 2 accepts a TTL level binary data system (as the 'Receive Clock - RXC) from the DCE terminal equipment. Transmitter 2 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line.</li> <li>If this data is being converted into the V.11 or V.35 electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line.</li> <li>If this data is being converted into the V.11 or V.35 electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line.</li> <li>If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Positive Polarity' portion of the 'RXC' data to the line. If this data is being converted into the V.10 or V.28 electrical format, then this output pin is in-active.</li> </ul> |
| 66  | CM_TX2 |       |      | 0    | Transmitter 2 Output Termination Center Tap in V.35 Mode – This pin should be by-passed to ground with an external $0.1 \mu F$ capacitor.   |

| PIN | SYMBOL   | DTE    | DCE   | TYPE | FUNCTION  |
|-----|----------|--------|-------|------|---|
| #   | 0 I MDOL | MODE   | MODE  |      |   |
| 67  | TX2D     | D_SCTE | D_RXC | Ι    | <ul> <li>Transmitter 2 – Digital Data Input from Terminal Equipment<br/>The exact role that this input pin plays, depends upon whether<br/>the XRT4500 is operating in the DTE or DCE Mode.</li> <li>DTE Mode: SCTE (Transmit Clock Echo) Input<br/>The Serial Communications Controller (at the DTE Terminal) is<br/>expected to derive the SCTE (Transmit Clock Echo) clock signal,<br/>from the TXC signal, and input it (into the XRT4500) via this<br/>input pin. The XRT4500 will convert this binary data stream into<br/>either the V.35, V.11 or V.28 format and will output this data via<br/>the TX2A and TX2B output pins.</li> <li>DCE Mode: RXC (Receive Clock) Input<br/>The Serial Communications Controller (at the DCE Terminal) is<br/>expected to apply the RXC clock signal to this input pin. The<br/>XRT4500 will convert this binary data stream into either the V.35,<br/>V.11 or V.28 format and will output this data via the TX2A and<br/>TX2B output pins.</li> <li>Note: If the XRT4500 has been configured to operate in both the<br/>DTE and the "Echoed Clock" Mode, then the XRT4500 will<br/>ignore this input pin and will instead use the clock signal which is<br/>output via the "D_TXC" output pin (e.g., RX3D or pin 73).</li> </ul> |
| 68  | TX3D     | D_X    | D_TXC | I    | Transmitter 3 – Digital Data Input from Terminal Equipment         The exact role that this pin plays depends upon whether the         XRT4500 is operating in the DCE or DTE Modes.         DTE Mode: This input pin is not used         DCE Mode: TXC – Transmit Clock Signal   |
|     |          |        |       |      | This input pin functions as the "TXC" (Transmit Clock) input signal from the DCE Terminal. The XRT4500 will convert this "digital" clock data into either the V.35, V.11 or V.28 format and will output this data via the TR3A and TR3B output pins.  |
| 69  | CM_TR3   |        |       | 0    | <b>DTE Mode:</b> AC GND – Transmitter 3 Output Termination center tap in V.35 Mode. Connect a $0.1\mu$ F capacitor to ground.<br><b>DCE Mode:</b> AC GND – Receiver 3 Input Termination center tap in V.35 Mode. Connect a $0.1\mu$ F capacitor to ground.  |
| 70  | TR3A     | TXCA   | TXCA  | I/O  | <b>DTE Mode: Receiver 3</b> – Negative Data Differential Input from<br>Line<br><b>DCE Mode: Transmitter 3</b> – Negative Data Differential Output<br>to Line.   |
| 71  | TR3B     | ТХСВ   | ТХСВ  | I/O  | <b>DCE Mode: Transmitter 3</b> – Positive Data Differential Output to Line.   |
|     |          |        |       |      | <b>DTE Mode: Receiver 3</b> – Positive Data Differential Input from Line.   |

REV. 1.01

| PIN<br># | SYMBOL  | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION  |  |
|----------|---------|-------------|-------------|------|---|--|
| 72       | GND     |             |             |      | Analog GND: Receivers 4, 5, 6, 7 and 8  |  |
| 73       | RX3D    | D_TXC       | D_X         | 0    | <ul> <li>Receiver 3 – Digital Output to Terminal Equipment:<br/>This output pin is the digital (CMOS level) representation of the<br/>line signal that is received via the TR3A (pin 70) and TR3B (pin<br/>71) input pins.</li> <li>The exact role that this pin plays depends upon whether the<br/>XRT4500 is operating in the DCE or DTE Mode.</li> <li>DTE Mode: TXC – Transmit Clock Signal<br/>This output pin functions as the "TXC" (Transmit Clock) output<br/>signal to the Terminal Equipment. The DTE Terminal Equipment<br/>will typically use this signal to synthesize the SCTE clock signal.</li> <li>DCE Mode: This output pin is NOT used.</li> <li>Note: If the "Internal Oscillator" (within the XRT4500) is enabled,<br/>then this pin will output a 32kHz to 64kHz clock signal. This clock<br/>signal can be used for "Stand-Alone DTE Diagnostic" Testing.</li> </ul>  |  |
| 74       | RX2D    | R_RXC       | D_SCTE      | 0    | <ul> <li>Receiver 2 – Digital Data Output to Equipment This output pin is the digital (CMOS level) representation of the line signal that is received via the RX2A (pin 77) and RX2B (pin 76) input pins. </li> <li>The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Modes.</li> <li>DCE Mode: SCTE – Transmit Clock Echo Signal: This output pin functions as the SCTE (Transmit Clock Echo) output signal to the Terminal Equipment. The DCE Terminal  Equipment will typically use this clock signal to sample the "TXD"  (Transmit Data). </li> <li>DTE Mode: RXC – Receive Clock Signal: This output pin functions as the "RXC" (Receive Clock) output  signal to the Terminal Equipment. The DTE Terminal Equipment  will typically use this signal to sample the "RXD" (Receive Data). Note: If the "Internal Oscillator" (within the XRT4500) is enabled,  then this pin will output a 32kHz – 64kHz clock signal. This clock</li></ul> |  |
| 75       | EN_FLTR |             |             | I    | <b>Enable Glitch Filter</b> on Receiver 4, 5, 6, 7, 8 inputs. Internal $20k\Omega$ pull-down  |  |
| 76       | RX2B    | RXCB        | SCTEB       | I    | Receiver 2 – Positive Data Differential Input from Line   |  |
| 77       | RX2A    | RXCA        | RXCB        | I    | Receiver 2 – Negative Data Differential Input from Line   |  |

| PIN<br># | SYMBOL  | DTE<br>MODE | DCE<br>MODE | TYPE | FUNCTION   |
|----------|---------|-------------|-------------|------|--|
| 78       | RX1A    | RXDA        | TXDA        | I    | Receiver 1 – Negative Data Differential Input from Line  |
| 79       | RX1B    | RXDB        | TXDB        | Ι    | <ul> <li>Receiver 1 – Positive Data Differential Input from Line</li> <li>The exact function of this input pin depends upon whether the XRT4500 is operating in the DCE or DTE Mode. This input pin, along with "RX1A" (pin 78) will accept a line signal in either the V.35, V.11, V.28/EIA-232 or V.10 electrical format. Receiver 1 will then convert this line signal into a CMOS level binary data stream, and will output this data (to the Terminal Equipment) via the "RX1D" output pin (pin 1).</li> <li>DCE Mode – Receive Data (RXD) – Negative Polarity Input Line Signal</li> </ul> |
| 80       | EN_TERM |             |             | I    | <b>Enable Input Termination</b> for Receiver 1, 2, 3, in V.11 Mode.<br>Internal $20k\Omega$ pull-down to ground.   |

REV. 1.01

ELECTRICAL CHARACTERISTICS- T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, MAXIMUM OPERATING FREQUENCY UNLESS OTHERWISE SPECIFIED

| SYMBOL          | PARAMETER   | ΜιΝ  | Түр              | Мах  | Units |    | Mode |    | INTERFACE                          |
|-----------------|---|------|------------------|------|-------|----|------|----|------------------------------------|
| SUPPLY CURRENTS |   |      | 1                |      | I     | M2 | M1   | MO | TEST CONDITIONS                    |
| I <sub>DD</sub> | V <sub>DD</sub> Supply Current                            | 120  | 150              | 170  | mA    | 0  | 0    | 0  | V.10, No Load, No Signal           |
|                 | (DCE Mode, All Digital<br>Pins = GND or V <sub>DD</sub> ) | 350  | 430 <sup>3</sup> | 490  | mA    | 0  | 0    | 0  | V.10, Full Load, w/ Signal         |
|                 |   | 110  | 140              | 165  | mA    | 0  | 0    | 1  | EIA-530A, No Load,<br>(V.11)       |
|                 |   | 530  | 680 <sup>3</sup> | 790  | mA    | 0  | 0    | 1  | EIA-530A, Full Load,<br>(V.11)     |
|                 |   | 110  | 140              | 165  | mA    | 0  | 1    | 0  | EIA-530 (V.36) No Load             |
|                 |   | 530  | 680 <sup>3</sup> | 790  | mA    | 0  | 1    | 0  | EIA-530 (V.36) Full Load           |
|                 |   | 100  | 130              | 155  | mA    | 0  | 1    | 1  | X.21 No Load                       |
|                 |   | 530  | 680              | 790  | mA    | 0  | 1    | 1  | X.21 Full Load                     |
|                 |   | 240  | 280              | 320  | mA    | 1  | 0    | 0  | V.35, No Load on V.28<br>Drivers   |
|                 |   | 360  | 440 <sup>3</sup> | 510  | mA    | 1  | 0    | 0  | V.35, Full Load on V.28<br>Drivers |
|                 |   | 110  | 140              | 165  | mA    | 1  | 0    | 1  | Reserved                           |
|                 |   | 530  | 680              | 790  | mA    | 1  | 0    | 1  | Reserved (Full Load)               |
|                 |   | 210  | 280              | 350  | mA    | 1  | 1    | 0  | RS232, No Load                     |
|                 |   | 410  | 540 <sup>3</sup> | 650  | mA    | 1  | 1    | 0  | RS232, Full Load                   |
|                 |   | 70   | 85               | 110  | mA    | 1  | 1    | 1  | Reduced Power Mode                 |
| SUPPLY VOLTAGE  |   |      |                  |      | 1     |    |      | •  |                                    |
| Vpp             | +12V Supply   | 11   | 12               | 13   | V     | х  | х    | х  | Full Load on V.28                  |
| Vcs             | -6V Supply  | -5.7 | -6.0             | -6.3 | V     | х  | х    | х  | Full Load on V.28                  |

1. Absolute Maximum Ratings are those beyond which the safety of a device may be impaired.

**2.** All currents into device pins are positive; all currents out of device are negative. All voltages are referenced to device ground unless otherwise specified.

**3.** The efficiency of the switching regulator and the charge pump is approximately 70%. The actual power dissipation of the XRT4500 at 5V, with maximum loading, is 660mW in V.10, 700mW in V.11, 950mW in V.35 and 800mW in the V.28 mode. In the "Reduced Power Mode" the XRT4500 chip dissipation is 310mW.

## $T_A = 25^{\circ}C$ , $V_{DD} = 5V$ , $V_{SS} = -6V$ , $V_{PP} = 12V$ , Maximum Operating Frequency Unless Otherwise Specified

| SYMBOL          | PARAMETER   | Μιν | Түр | Мах | UNITS |    | Mode |    | INTERFACE                          |
|-----------------|---|-----|-----|-----|-------|----|------|----|------------------------------------|
| SUPPLY CU       | JRRENTS   |     |     | 1   | 1     | MO | M1   | M2 | TEST CONDITIONS                    |
| I <sub>DD</sub> | V <sub>DD</sub> Supply Current                            |     | 27  | 32  | mA    | 0  | 0    | 0  | V.10, No Load, No Signal           |
|                 | (DCE Mode, All Digital<br>Pins = GND or V <sub>DD</sub> ) |     | 75  | 90  | mA    | 0  | 0    | 0  | V.10, Full Load, w/ Signal         |
|                 |   |     | 27  | 32  | mA    | 1  | 0    | 0  | EIA-530A, No Load,<br>(V.11)       |
|                 |   |     | 380 | 450 | mA    | 1  | 0    | 0  | EIA-530A, Full Load,<br>(V.11)     |
|                 |   |     | 65  | 75  | mA    | 0  | 0    | 1  | V.35, No Load on V.28<br>Drivers   |
|                 |   |     | 68  | 80  | mA    | 0  | 0    | 1  | V.35, Full Load on V.28<br>Drivers |
|                 |   |     | 20  | 25  | mA    | 0  | 1    | 1  | RS232, No Load                     |
|                 |   |     | 26  | 32  | mA    | 0  | 1    | 1  | RS232, Full Load                   |
|                 |   |     | 16  | 20  | mA    | 1  | 1    | 1  | Reduced Power Mode                 |

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

| SYMBOL           | PARAMETER                    | ΜιΝ | Түр | Мах  | Unit | CONDITIONS   |  |  |  |
|------------------|------------------------------|-----|-----|------|------|--|--|--|--|
| LOGIC INF        | LOGIC INPUTS                 |     |     |      |      |  |  |  |  |
| V <sub>IH</sub>  | Logic Input High Voltage     | 2   |     |      | V    | TTL Compatible   |  |  |  |
| $V_{IL}$         | Logic Input Low Voltage      |     |     | 0.8  | V    | TTL Compatible   |  |  |  |
| I <sub>IN</sub>  | Logic Input Current          |     |     | ±250 | μA   | With $20k\Omega$ internal pull-up/down resistor to ground  |  |  |  |
| LOGIC OL         | LOGIC OUTPUTS                |     |     |      |      |  |  |  |  |
| V <sub>OH</sub>  | Output High Voltage          | 3   | 4.5 |      | V    | I <sub>O</sub> = -4mA, TTL/CMOS<br>Compatible  |  |  |  |
| V <sub>OL</sub>  | Output Low Voltage           |     | 0.3 | 0.8  | V    | I <sub>O</sub> = 4mA, TTL/CMOS<br>Compatible   |  |  |  |
| I <sub>OSR</sub> | Output Short-Circuit Current | -60 |     | 60   | mA   | $0V \le V_O \le V_{DD}$ , TTL Compatible   |  |  |  |
| I <sub>OZR</sub> | Three-State Output Current   | 0   | ±1  |      | μA   | $\begin{array}{l} \text{M0}=\text{MI}=\text{M2}=\text{V}_{\text{DD}} \text{ 0V} \leq \text{V}_{\text{O}} \leq \\ \text{V}_{\text{DD}}, \text{ TTL} \text{ Compatible} \end{array}$ |  |  |  |

1. Absolute Maximum Ratings are those beyond which the safety of a device may be impaired.

- **2.** All currents into device pins are positive; all currents out of device are negative. All voltages are referenced to device ground unless otherwise specified.
- **3.** The efficiency of the switching regulator and the charge pump is approximately 70%. The actual power dissipation of the XRT4500 at 5V, with maximum loading, is 660mW in V.10, 700mW in V.11, 950mW in V.35 and 800mW in the V.28 mode. In the "Reduced Power Mode" the XRT4500 chip dissipation is 310mW.

REV. 1.01

#### POWER SUPPLY CONSUMPTION

When external power supplies are available, the switching regulator and charge pumps may be disabled to save on component cost and current consumption from the +5V supply.

The table below shows the typical currents the +5V, +12V and -6V supplies require for each of the interface modes.

|        | I <sub>DD</sub> | I <sub>PP</sub> | I <sub>SS</sub> |      |    | Mode |    | INTERFACE                       |
|--------|-----------------|-----------------|-----------------|------|----|------|----|---------------------------------|
| SUPPLY | +5V             | +12V            | -6V             | Unit | M2 | M1   | MO |                                 |
|        | 27              | 17              | 40              | mA   | 0  | 0    | 0  | V.10, No Load, No Signal        |
|        | 75              | 17              | -160            | mA   | 0  | 0    | 0  | V.10, Full Load with Signal     |
|        | 27              | 15              | -35             | mA   | 0  | 0    | 1  | EIA-530A, No Load (V.11)        |
|        | 380             | 15              | -130            | mA   | 0  | 0    | 1  | EIA-530A, Full Load (V.11)      |
|        | 27              | 15              | -35             | mA   | 0  | 1    | 0  | EIA-530 (V.36) No Load          |
|        | 27              | 15              | -35             | mA   | 0  | 1    | 1  | X.21                            |
|        | 65              | 15              | -70             | mA   | 1  | 0    | 0  | V.35, No Load on V.28 drivers   |
|        | 68              | 45              | -120            | mA   | 1  | 0    | 0  | V.35, Full Load on V.28 drivers |
|        | 27              | 15              | -35             | mA   | 1  | 0    | 1  | Reserved                        |
|        | 20              | 30              | -45             | mA   | 1  | 1    | 0  | RS-232, No Load                 |
|        | 26              | 65              | -55             | mA   | 1  | 1    | 0  | RS-232, Full Load               |

The following two charts show how the IDD current varies with temperature and voltage when only a single 5V supply is used in the EIA-530 (V.11) mode. This mode has the highest current consumption.




FIGURE 1. SUPPLY CURRENT VERSUS TEMPERATURE AND SUPPLY VOLTAGE, WITHOUT LOAD OR SIGNAL IN EIA-530 (V.11) MODE




FIGURE 2. SUPPLY CURRENT VERSUS TEMPERATURE AND SUPPLY VOLTAGE, WITH LOAD IN EIA-530 (V.11) MODE

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

| SYMBOL                          | PARAMETER   | Min  | Түр | MAX          | Unit | CONDITIONS   |
|---------------------------------|---|------|-----|--------------|------|--|
| V.11 Driv                       | ver   |      |     |              |      |  |
| V <sub>OD</sub>                 | Differential Output Voltage                                   |      |     | <u>+</u> 5.5 | V    | Open Circuit   |
| V <sub>OD</sub>                 | Differential Output Voltage                                   | ±2   |     |              |      | $R_L = 50\Omega$ (Figure 3)                                  |
| $\Delta V_{OD}$                 | Change in Magnitude of Differential<br>Output Voltage         |      |     | 0.25         | V    | $R_L = 50\Omega$ (Figure 3)                                  |
| V <sub>OC</sub>                 | Common Mode Output Voltage                                    |      |     | 3.0          | V    | $R_L = 50\Omega$ (Figure 3)                                  |
| $\Delta V_{OC}$                 | Change in Magnitude of Common<br>Mode Output Voltage          |      |     | 0.2          | V    | $R_L = 50\Omega$ (Figure 3)                                  |
| I <sub>SS</sub>                 | Short-Circuit Current   |      |     | ±150         | mA   | V <sub>O</sub> = GND   |
| I <sub>OZ</sub>                 | Output Leakage Current  |      | ±1  | ±100         | μΑ   | -0.25V $\leq$ V_O $\leq$ 0.25V, Power Off or Driver Disabled |
| t <sub>r</sub> , t <sub>f</sub> | Rise or Fall Time (Transition Time)                           | 4    | 13  | 25           | ns   | (Figures 4, 8)   |
| T <sub>PLH</sub>                | Input to Output   | 10   | 25  | 50           | ns   | (Figures 4, 8)   |
| T <sub>PHL</sub>                | Input to Output   | 10   | 25  | 40           | ns   | (Figures 4, 8)   |
| $\Delta t$                      | Inp. to Out. Difference,  T <sub>PLH</sub> - T <sub>PHL</sub> | 0    | 5   | 15           | ns   | (Figures 4, 8)   |
| T <sub>SKEW</sub>               | Output to Output Skew   |      | 2   |              | ns   | (Figures 4, 8)   |
| V.11 REC                        | EIVER   | •    |     |              |      |  |
|                                 | Maximum Transmission Rate                                     | 20   |     |              | MHz  |  |
| $V_{TH}$                        | Input Threshold Voltage                                       | -0.2 |     | 0.2          | V    | $-7V \le V_{CM} \le 7V$                                      |
| $\Delta V_{TH}$                 | Input Hysteresis  |      | 35  | 60           | mV   | $-7V \le V_{CM} \le 7V$                                      |
| I <sub>IN</sub>                 | Input Current (A, B)  |      | ±2  | ±2.5         | mA   | $-10V \le V_{A,B} \le 10V$                                   |
| R <sub>IN</sub>                 | Input Impedance   | 9    | 10  | 11           | kΩ   | $-10V \le V_{A,B} \le 10V$                                   |
| t <sub>r</sub> , t <sub>f</sub> | Rise or Fall Time   |      | 10  |              | ns   | (Figures 4, 9)   |
| T <sub>PLH</sub>                | Input to Output   | 10   | 20  | 30           | ns   | (Figures 4, 9)   |
| T <sub>PHL</sub>                | Input to Output   | 15   | 30  | 50           | ns   | (Figures 4, 9)   |
| Δt                              | Inp. to Out. Difference,  T <sub>PLH</sub> - T <sub>PHL</sub> | 0    | 10  | 20           | ns   | (Figures 4, 9)   |

REV. 1.01

### ELECTRICAL CHARACTERISTICS (CONTINUED)

| SYMBOL                          | PARAMETER  | Min   | Түр   | Мах   | Unit | CONDITIONS                            |  |
|---------------------------------|--|-------|-------|-------|------|---------------------------------------|--|
| V.35 Drive                      | er   |       |       |       |      | 1                                     |  |
|                                 | Maximum Transmission Rate  | 20    |       |       | MHz  |                                       |  |
| V <sub>OD</sub>                 | Differential Output Voltage                                      | ±0.44 | ±0.55 | ±0.66 | V    | With Load, (Figure 9)                 |  |
| I <sub>OH</sub>                 | Transmitter Output High Current                                  | -12   | -11   | -10   | mA   | V <sub>A, B</sub> = 0V                |  |
| I <sub>OL</sub>                 | Transmitter Output Low Current                                   | 10    | 11    | 12    | mA   | V <sub>A, B</sub> = 0V                |  |
| I <sub>OZ</sub>                 | Transmitter Output Leakage<br>Current                            |       | ±1    | ±100  | μΑ   | $-0.25 \leq V_{A,B} \leq 0.25 V$      |  |
| t <sub>r</sub> , t <sub>f</sub> | Rise or Fall Time  |       | 5     |       | ns   | (Figures 5, 8)                        |  |
| T <sub>PLH</sub>                | Input to Output  | 10    | 20    | 40    | ns   | (Figures 5, 8)                        |  |
| T <sub>PHL</sub>                | Input to Output  | 5     | 10    | 20    | ns   | (Figures 5, 8)                        |  |
| Δt                              | Inp. to Out. Difference,  T <sub>PLH</sub> -<br>T <sub>PHL</sub> | 0     | 10    | 20    | ns   | (Figures 5, 8)                        |  |
| T <sub>SKEW</sub>               | Output to Output Skew  |       | 5     |       | ns   | (Figures 5, 8)                        |  |
| V.35 Rece                       | iver   |       | •     |       |      |                                       |  |
| $V_{TH}$                        | Differential Input Threshold Volt.                               | -0.2  |       | 0.2   | V    | $-2V = (V_A + V_B)/2 = 2V$ (Figure 5) |  |
| $\Delta V_{TH}$                 | Input Hysteresis   |       | 35    | 60    | mV   | $-2V = (V_A + V_B)/2 = 2V$ (Figure 5) |  |
| I <sub>IN</sub>                 | Input Current (A, B)   |       | ±60   |       | mA   | -10V = V <sub>A, B</sub> = 10V        |  |
| R <sub>IN</sub>                 | Input Impedance (A, B)   | 135   | 150   | 165   | Ω    | -10V = V <sub>A, B</sub> = 10V        |  |
| t <sub>r</sub>                  | Rise Time  |       | 10    |       | ns   | (Figure 5, 9)                         |  |
| t <sub>f</sub>                  | Fall Time  |       | 5     |       | ns   | (Figure 5, 9)                         |  |
| T <sub>PLH</sub>                | Input to Output  |       | 25    | 50    | ns   | (Figure 5, 9)                         |  |
| T <sub>PHL</sub>                | Input to Output  |       | 35    | 70    | ns   | (Figure 5, 9)                         |  |

| SYMBOL                          | PARAMETER                        | Min  | Түр  | Мах  | Unit | CONDITIONS  |  |
|---------------------------------|----------------------------------|------|------|------|------|---|--|
| V.10 DRIV                       | ER                               |      |      |      | I    |   |  |
|                                 | Maximum Transmission Rate        | 120  |      |      | Kbps |   |  |
| Vo                              | Output Voltage                   | ±4.0 |      | ±6.0 | V    | Open Circuit, R <sub>L</sub> = 3.9k   |  |
| Vo                              | Output Voltage                   | ±3.6 |      |      | V    | $R_L = 450\Omega$ (Figure 6)  |  |
| I <sub>SS</sub>                 | Short-Circuit Current            |      |      | ±100 | mA   | V <sub>O</sub> = GND  |  |
| I <sub>OZ</sub>                 | Input Leakage Current            |      | ±0.1 | ±100 | μA   | -0.25 $\leq$ V_O $\leq$ 0.25V, Power Off or Driver Disabled                 |  |
| t <sub>r</sub> , t <sub>f</sub> | Rise or Fall Time                | 0    | 1.5  |      | μs   | (Figures 6, 10), $R_L = 450\Omega$ , $C_L = 100$ pF, $R_{SLEW_CNTL} = 10$ k |  |
| T <sub>PLH</sub>                | Input to output                  | 0.5  | 1    | 2    | μs   | (Figures 6, 10), $R_L = 450\Omega$ , $C_L = 100pF$<br>$R_{SLEW_CNTL} = 10k$ |  |
| T <sub>PHL</sub>                | Input to output                  | 1.5  | 3    | 6    | μs   | (Figures 6, 10), $R_L = 450\Omega$ , $C_L = 100pF$<br>$R_{SLEW_CNTL} = 10k$ |  |
| V.10 REC                        | EIVER                            |      | 1    | 1    | 1    |   |  |
| V <sub>TH</sub>                 | Receiver Input Threshold Voltage | -0.2 |      | 0.2  | V    |   |  |
| A <sub>VTH</sub>                | Receiver Input Hysteresis        |      | 35   | 60   | mV   |   |  |
| I <sub>IN</sub>                 | Receiver Input Current           | -2.5 | ±2.0 | ±2.5 | mA   | $-10 \le V_A \le 10V$   |  |
| R <sub>IN</sub>                 | Receiver Input Impedance         | 9    | 11   | 12   | kΩ   | $-10 \le V_A \le 10V$   |  |
| t <sub>r</sub> , t <sub>f</sub> | Rise or Fall Time                |      | 10   |      | ns   | (Figures 7, 11)   |  |
| T <sub>PLH</sub>                | Input to Output                  |      | 100  |      | ns   | (Figures 7, 11)   |  |
| T <sub>PHL</sub>                | Input to Output                  |      | 140  |      | ns   | (Figures 7, 11)   |  |
| V.28 Driv                       | er                               |      |      |      |      |   |  |
|                                 | Maximum Transmission Rate        | 120  |      |      | Kbps |   |  |
| V <sub>O</sub>                  | Output Voltage                   | ±5   | ±5.5 | ±6.5 | V    | Open Circuit<br>RL = 3k (Figure 6)  |  |
| I <sub>SS</sub>                 | Short-Circuit Current            |      |      | ±100 | mA   | V <sub>O</sub> = GND  |  |
| I <sub>OZ</sub>                 | Input Leakage Current            |      | ±1   | ±100 | μΑ   | -0.25 $\leq$ V_{CM} $\leq$ 0.25V, Power Off or Driver Disabled              |  |
| SR                              | Slew Rate                        | 2    | 5    | 30   | V/µs | (Figures 6, 10), R <sub>L</sub> = 3k, C <sub>L</sub> = 2500pF               |  |
| T <sub>PLH</sub>                | Input to output                  |      | 3    | 6    | μs   | (Figures 6, 10), R <sub>L</sub> = 3k, C <sub>L</sub> = 2500pF               |  |
| T <sub>PHL</sub>                | Input to output                  |      | 3    | 6    | μs   | (Figures 6, 10), $R_L = 3k$ , $C_L = 2500pF$                                |  |

# ELECTRICAL CHARACTERISTICS- $T_A = 25^{\circ}C$ , $V_{DD} = 5V \pm 5\%$

REV. 1.01

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

| SYMBOL                          | PARAMETER                    | Min | Түр | Мах | Unit | CONDITIONS            |  |  |  |
|---------------------------------|------------------------------|-----|-----|-----|------|-----------------------|--|--|--|
| V.28 RECE                       | /.28 Receiver                |     |     |     |      |                       |  |  |  |
|                                 | Maximum Transmission Rate    | 256 |     |     | Kbps |                       |  |  |  |
| $V_{THL}$                       | Input Low Threshold Voltage  |     | 1.4 | 0.8 | V    |                       |  |  |  |
| V <sub>TLH</sub>                | Input High Threshold Voltage | 2.0 | 1.4 |     | V    |                       |  |  |  |
| A <sub>VTH</sub>                | Receiver Input Hysteresis    | 0.1 | 0.4 | 1.0 | V    |                       |  |  |  |
| R <sub>IN</sub>                 | Receiver Input Impedance     | 3   | 5   | 7   | kΩ   | $-15 \le V_A \le 15V$ |  |  |  |
| t <sub>r</sub> , t <sub>f</sub> | Rise or Fall Time            |     | 10  |     | ns   | (Figures 7, 11)       |  |  |  |
| T <sub>PLH</sub>                | Input to Output              |     | 110 |     | ns   | (Figures 7, 11)       |  |  |  |
| T <sub>PHL</sub>                | Input to Output              |     | 170 |     | ns   | (Figures 7, 11)       |  |  |  |

The following tests circuits and timing diagrams are referenced in the preceding Electrical Characteristics Tables.





FIGURE 3. RS422 DRIVER TEST CIRCUIT








FIGURE 5. V.35 DRIVER/RECEIVER AC TEST CIRCUIT (TX1/RX1, TX2/RX2 ONLY)




FIGURE 6. V.10/V.28 DRIVER TEST CIRCUIT




FIGURE 7. V.10 (RS-423) V.28 (RS-232) RECEIVER TEST CIRCUIT




FIGURE 8. V.11, V.35 DRIVER PROPAGATION DELAYS






FIGURE 9. V.11, V.35 RECEIVER PROPAGATION DELAYS

REV. 1.01








FIGURE 11. V.10, V.28 RECEIVER PROPAGATION DELAYS

| SINGLE-ENDED OR<br>DIFFERENTIAL | V.35<br>Differential | V.11<br>Differential | V.10<br>Single-Ended | RS232<br>Single-Ended |
|---------------------------------|----------------------|----------------------|----------------------|-----------------------|
| Max Signal Level                | ± 660 mV             | ± 6 V                | ± 6 V                | ± 15 V                |
| Min Signal Level                | ± 440 mV             | ± 300 mV             | ± 300 mV             | ± 3 V                 |
| Common-Mode Voltage             | ± 2 V                | ± 7 V                | Note 1               | N/A                   |
| Max Signal Peak Operation       | ± 2.66 V             | ± 10 V               | ± 10 V               | ± 15 V                |
| Max Signal Peak no Damage       | N/A                  | ± 12 V               | ± 12 V               | ± 25 V                |
| Rin Differential                | 100 Ω±10%            | Note 2               | N/A                  | N/A                   |
| Rin Common-Mode                 | 150 Ω±15%            | N/A                  | N/A                  | N/A                   |
| DC Rin Each Input to<br>Ground  | > 8K Ω               | > 8K Ω               | > 8K Ω               | 3K Ω < DC Rin < 7 K Ω |
| Clock Frequency                 | 20 MHz               | 20MHz                | 120KHz               | 256KHz                |

### TABLE 1: RECEIVER SPECIFICATIONS

NOTES:

1. ± 7 V on Receivers 1-6, not applicable for Receivers 7-8

2. 100 to 150 Ohms terminated.

| TABLE 2: TRANSMITTER SP | ECIFICATION |
|-------------------------|-------------|
|-------------------------|-------------|

| SINGLE-ENDED OR<br>DIFFERENTIAL | V.35<br>Differential  | V.11<br>DIFFERENTIAL            | V. 10<br>Single-Ended        | RS-232<br>Single-Ended      |
|---------------------------------|-----------------------|---------------------------------|------------------------------|-----------------------------|
| Max Signal Level                | ± 660 mV<br>RL = 100Ω | V0  < 6 V<br>RL = 3900Ω         | 4 <  V0  < 6 V<br>RL = 3900Ω | ± 6 V<br>3000Ω < RL < 7000Ω |
| Min Signal Level                | ± 440 mV<br>RL = 100Ω | 2V <  VT  >0.5<br>V0 R L = 100Ω | VT  > 0.9 V0<br>RL = 450Ω    | ± 5 V<br>3000Ω < RL < 7000Ω |
| Offset Voltage                  | N/A                   | Vos  < 3V                       | N/A                          | N/A                         |
| Rout Differential               | 100Ω ± 10%            | 100Ω                            | N/A                          | N/A                         |
| Rout Common-Mode                | 150Ω ± 15%            | N/A                             | N/A                          | N/A                         |
| Rout Power Off                  | N/A                   | N/A                             | N/A                          | > 300Ω                      |
| Output Slew Rate/Tr,Tf          | 20 ns                 | 20 ns                           | 1ms                          | < 30 V/ms                   |
| Clock Frequency                 | 20 MHz                | 20 MHz                          | 120 KHz                      | 256 KHz                     |

### XRT4500

#### MULTI-PROTOCOL SERIAL NETWORK INTERFACE IC REV. 1.0.1

#### **1.0 SYSTEM DESCRIPTION**

The XRT4500 Multi-protocol Serial Network Interface IC is a flexible transceiver chip that is capable of supporting the following "Communication Interfaces".

- ITU-T V.35
- ITU-T V.28/EIA-232
- EIA-449
- ITU-T V.36
- ITU-T X.21
- EIA-530
- EIA-530A

The XRT4500 uses the following "electrical interfaces" in order to realize each of these "Communication Interfaces".

- ITU-T V.11/EIA-422
- ITU-T V.10/EIA-423
- ITU-T V.35
- ITU-T V.28/EIA-232
- 1.1 THE DIFFERENCE BETWEEN AN ELECTRI-CAL INTERFACE AND A COMMUNICATIONS INTERFACE

It is important to describe the difference between an Electrical Interface specification and a Communications Interface specification. An Electrical Interface specification defines the electrical characteristics of a transmitter or receiver. These characteristics include voltage, current, impedance levels, rise/fall times and other similar parameters. Examples of electrical interfaces are ITU-T V.10 (EIA-423), ITU-T V.11 (EIA-422), V.35 and V.28 (EIA-232).

In contrast, a Communications Interface specification describes a "Physical Layer" interface in its entirety. This description includes the names and functions of all of the involved signals. The Communications Interface specification identifies which electrical interface is to be used to realize each of these signals as well as the connector type. Examples of communication interface types include ITU-T V.35, ITU-T V.28 (EIA-232), EIA-449, EIA-530A, ITU-T X.21, and ITU-T V.36.

For example, the "ITU-T V.35 Communications Interface" specification requires that each of the following signals must comply with the "ITU-T V.35 Electrical Interface" requirements.

- RXD Receive Data (CCITT Circuit 104)
- TXD Transmit Data (CCITT Circuit 103)
- RXC Receive Clock (CCITT Circuit 115)
- TXC Transmit Clock (CCITT Circuit 114)
- SCTE (or TXCE) Transmit Clock Echo

Also, the ITU-T V.35 Communications Interface specification states that each of the following signals must comply with the "ITU-T V.28 Electrical Interface" requirements.

- RTS Request to Send (CCITT Circuit 105)
- CTS Clear to Send (CCITT Circuit 106)
- DTR Data Terminal Ready
- DSR Data Set Ready (CCITT Circuit 107)
- DCD Data Carrier Detect (CCITT Circuit 109)
- RL Remote Loop-back Indicator\*
- LL Local Loop-back Indicator\*
- TM Test Mode Indicator\*

**Note:** \*Option Signals, per the "ITU-T V.35 Electrical Interface" Finally, the "ITU-T V.35 Communications Interface" recommends the use of the ISO-2593 34 pin Connector. (See Figure 46 connector drawings on page 73).

The XRT4500 contains a sufficient number of receivers, transmitters and transceivers to transport all of the signals required for each of the above-mentioned Communication Interface standards. By configuring the XRT4500 to operate in a particular "Communication Interface" Mode, each of the Transmitters and Receivers will automatically be configured to support the appropriate "Electrical Interface" requirements.

Table 1 and table 2 present the relationship between the **Communication Interface Mode** that the XRT4500 has been configured to operate in and the corresponding **Electrical Interface Mode** that a given Transmitter or Receiver will be automatically configured in.

Table 1 presents this information for the XRT4500 configured to operate in the **DTE** Mode. Table 2 presents this information when the XRT4500 has been configured to operate in the **DCE** Mode.




| INTERFACE                  | CONTROL            | DRI                | VER/RECEIV          | 'ER PAIR A       | ND CORRE           | SPONDING           | SIGNAL N         | AME - DTE        | MODE             |
|----------------------------|--------------------|--------------------|---------------------|------------------|--------------------|--------------------|------------------|------------------|------------------|
| STANDARD                   | INPUTS<br>M2 M1 M0 | TX1 RX1<br>TXD RXD | TX2 RX2<br>SCTE RXC | TX3 RX3<br>- TXC | TX4 RX4<br>RTS CTS | TX5 RX5<br>DTR DSR | TX6 RX6<br>- DCD | TX7 RX7<br>LL TM | TX8 RX8<br>RL RI |
| V.10                       | 000                | V.10 V.10          | V.10 V.10           | Off V.10         | V.10 V.10          | V.10 V.10          | Off V.10         | V.10 Off         | V.10 V.10        |
| EIA-530-A<br>(V.11)        | 001                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off V.11         | V.10 Off         | V.10 V.10        |
| EIA-530,<br>RS449,<br>V.36 | 010                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off V.11         | V.10 Off         | V.10 V.10        |
| X.21                       | 011                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off Off          | Off Off          | Off Off          |
| V.35                       | 100                | V.35 V.35          | V.35 V.35           | Off V.35         | V.28 V.28          | V.28 V.28          | Off v.28         | V.28 Off         | V.28 V.28        |
| RESERVED                   | 101                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off V.11         | V.10 Off         | V.10 V.10        |
| RS232<br>(V.28)            | 110                | V.28 V.28          | V.28 V.28           | Off v.28         | V.28 V.28          | V.28 V.28          | Off v.28         | V.28 Off         | V.28 V.28        |
| POWER<br>DOWN              | 111                | Off Off            | Off Off             | Off Off          | Off Off            | Off Off            | Off Off          | Off Off          | Off Off          |

#### TABLE 4: DCE MODE - CONTROL PROGRAMMING FOR DRIVER AND RECEIVER MODE SELECTION

| INTERFACE                  | CONTROL            | DRI                | VER/RECEIV          | ER PAIR A        | ND CORRE           | SPONDING           | SIGNAL NA        | AME - DCE        | MODE             |
|----------------------------|--------------------|--------------------|---------------------|------------------|--------------------|--------------------|------------------|------------------|------------------|
| STANDARD                   | INPUTS<br>M2 M1 M0 | TX1 RX1<br>RXD TXD | TX2 RX2<br>RXC SCTE | TX3 RX3<br>TXC - | TX4 RX4<br>CTS RTS | TX5 RX5<br>DSR DTR | TX6 RX6<br>DCD - | TX7 RX7<br>TM LL | TX8 RX8<br>RI RL |
| V.10                       | 000                | V.10 V.10          | V.10 V.10           | Off V.10         | V.10 V.10          | V.10 V.10          | Off V.10         | V.10 Off         | V.10 V.10        |
| EIA-530-A<br>(V.11)        | 001                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off V.11         | V.10 Off         | V.10 V.10        |
| EIA-530,<br>RS449,<br>V.36 | 010                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off V.11         | V.10 Off         | V.10 V.10        |
| X.21                       | 011                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off Off          | Off Off          | Off Off          |
| V.35                       | 100                | V.35 V.35          | V.35 V.35           | Off V.35         | V.28 V.28          | V.28 V.28          | Off v.28         | V.28 Off         | V.28 V.28        |
| RESERVED                   | 101                | V.11 V.11          | V.11 V.11           | Off V.11         | V.11 V.11          | V.11 V.11          | Off V.11         | V.10 Off         | V.10 V.10        |
| RS232                      | 1 1 0              | V.28 V.28          | V.28 V.28           | Off v.28         | V.28 V.28          | V.28 V.28          | Off v.28         | V.28 Off         | V.28 V.28        |
| POWER<br>DOWN              | 111                | Off Off            | Off Off             | Off Off          | Off Off            | Off Off            | Off Off          | Off Off          | Off Off          |

### XRT4500

# MULTI-PROTOCOL SERIAL NETWORK INTERFACE IC REV. 1.0.1



The XRT4500 contains the following functional blocks.

- The High-Speed Transceiver Block
- The Handshaking/Control Transceiver Block
- The Diagnostic Operation Indicator Transceiver Block
- The Control Block

Block Diagrams are located on page 1 and 2. The figures illustrate how the eight receivers and transmitters in the XRT4500 are grouped into the "High-Speed Transceiver" Block, the "Handshaking/Control Transceiver" Block and the "Diagnostic Operation Indicator Transceiver" Block.

The "Control" block permits the user to do implement the following configuration options in the XRT4500.

- Select which Communication Interface Mode the XRT4500 will operate in. (RS-252, V.36, etc.)
- Configure the XRT4500 into either the DTE or the DCE Mode.
- Configure the XRT4500 to operate in a "Loop-back" Mode.

- Enable the "Echo-Clock" Mode.
- Configure the XRT4500 into the "Latch" Mode.
- Configure the XRT4500 into the "Register" Mode.
- Configure the XRT4500 into either the "2-Clock" or the "3-Clock" Mode.
- Enable the "Internal Oscillator", in order to support "Stand-Alone DTE Diagnostic Operation.
- Invert the TXC Clock signal (for DCE Application) or the RXC Clock signal (for DTE Applications).
- Invert the TXD signal (for DTE Applications) or the RXD signal (for DCE Applications).
- Enable the X.21 mode.

A more detailed discussion of the "Control" Block can be found in Section 1.2.4.

Figures 2, 3, 4, and 5 are a set of functional block diagrams that give more detailed information about the four functional blocks shown in the top-level diagram. Figure 2 presents detailed information on the "High-Speed Transceiver" block. Figure 3 presents detailed information about the "Handshaking/Control Transceiver" block. Figure 4 presents detailed information about the "Diagnostic Operation Indicator Transceiver" Block. Finally, Figure 5 presents some detailed information about the




#### 1.2.1 The "High -Speed Transceiver" Block

The "High-Speed Transceiver" block supports the transmission and reception of high speed data and clock signals for the selected "Communication Interface". This block contains receivers RX1 and RX2, transmitters TX1 and TX2, and bi-directional transceiver TR3 which is composed of TX3 and RX3. Each of these devices may be configured to support the "Electrical Interface" requirements per ITU-T V.35, ITU-T V.11 (EIA-422), ITU-T V.10 (EIA-423), or ITU-T V.28 (EIA-232). In the "ITU-T V.35" Mode, each transmitter has a common mode pin that is connected to the center of the internal termination. This pin should

#### FIGURE 12. HIGH-SPEED TRANSCEIVER BLOCK

be bypassed to ground with an external  $0.1\mu$ F capacitor in order to provide the best possible driver output stage balance.

In a system application, the TX1-RX1 pair and TX2-RX2 pair handle the TXD-RXD (Transmit Data - Receive Data) and the TXC-RXC (Transmit Clock - Receive Clock) high speed interface signals respectively. Transceiver TR3 is dedicated to the SCTE (Transmit Clock Echo) signal for both DCE and DTE modes of operation. Transceiver TR3 functions as a receiver for the DTE mode and as a transmitter during the DCE mode.




#### 1.2.2 The "Handshaking/Control Signal Transceiver" Block

The "Handshaking/Control Signal Transceiver" Block contains receivers RX4 and RX5, transmitters TX4 and TX5, and a transceiver TR6 which is composed of TX6 and RX6. Each of these devices may be configured to support the "Electrical Interface" requirements per ITU-T V.11 (EIA-422), ITU-T V.10 (EIA-

423), or ITU-T V.28 (EIA-232). The RX4-TX4 pair is dedicated for the "RTS" (Request to Send) and "CTS" (Clear-to-Send) signals while RX5-TX5 are intended to support the "DTR" (Data Terminal Ready) and the "DSR" (Data Set Ready) signals. Transceiver TR3 supports the "DCD" (Data Carrier Detect) signal which requires a transmitter in the DCE and a receiver in the DTE mode.






# **1.2.3** The "Diagnostic Operation Indicator Transceiver" Block

The "Diagnostic Operation Indicator Transceiver" block contains transceiver TR7, which is composed of TX7 and RX7, receiver RX8 and transmitter TX8. These devices may be configured to support the "Electrical Interface" requirements, per ITU-T V.10 (EIA-423) or ITU-T V.28 (EIA-232). These devices were specifically designed to support the Local Lock (LL), Remote Loopback (RL) and RI (or TM) signals.







REV. 1.0.1


#### 1.3 THE CONTROL BLOCK

The purpose of the Control Block is to permit the user to configure the XRT4500 into a wide variety of operating modes. In particular, the Control Block permits the user to implement the following configuration selections for the XRT4500.

To select which Communication Interface Mode the XRT4500 will operate in.

- To configure the XRT4500 to operate in either the DTE or the DCE Mode.
- To optionally configure the XRT4500 to operate in a Loop-back Mode.
- To enable or disable the "Echo-Clock" Mode.

- To optionally configure the XRT4500 to operate in the "Latch" Mode.
- To optionally configure the XRT4500 to operate in the "Register" Mode.
- To configure the XRT4500 to operate in either the "2 Clock" or the "3-Clock" Mode.
- To enable or disable the Internal Oscillator (for DTE Stand-Alone Diagnostic operation).
- To invert the TXC clock signal (for DCE applications) or the RXC clock signal (for DTE applications).
- To invert the TXD data (for DCE applications) or the RXD data (for DTE applications).



#### FIGURE 15. DIAGRAM OF THE CONTROL BLOCK, WITHIN THE XRT4500

The input pins shown in Figure 15, the Control Block, are described in detail, below.

#### 1.3.1 M[2:0] - The (Communication Interface) Mode Control Select Pins.

As mentioned earlier, the XRT4500 is capable of supporting each of the following "Communication Interface" standards.

- ITU-T V.35
- ITU-T V.28 (EIA-232)
- EIA-449
- ITU-T V.36
- ITU-T X.21
- EIA-530
- EIA-530(A)

The user can configure the XRT4500 to operate in either one of these "Communication Interface" standards, by setting the "M[2:0]" bit-fields to the appropriate values, as listed in Table 5.

| COMMUNICATION INTERFACE | M2 | <b>M</b> 1 | MO | Сомментя   |
|-------------------------|----|------------|----|--|
| RS423 (V.10)            | 0  | 0          | 0  | All Transmitters and Receivers are functioning in the V.10 Mode.<br><b>Note:</b> This is not a standard Communication Interface.   |
| EIA-530A (V.11)         | 0  | 0          | 1  |  |
| EIA-530 (V.36)          | 0  | 1          | 0  |  |
| RS449                   | 0  | 1          | 0  |  |
| X.21                    | 0  | 1          | 1  |  |
| V.35                    | 1  | 0          | 0  |  |
| Reserved                | 1  | 0          | 1  |  |
| RS232 (V.28)            | 1  | 1          | 0  |  |
| Power Down Mode         | 1  | 1          | 1  | All Transmitters and Receivers are shut-off. Transmitter outputs are tri-stated<br>and all internal loads are disconnected. The charge pump and DC-DC con-<br>nect continues to operate. |


# TABLE 5: THE RELATIONSHIP BETWEEN THE SETTINGS FOR THE M[2:0] BIT-FIELDS AND THE CORRESPONDING COMMUNICATION INTERFACE THAT IS SUPPORTED

**Note:** The *M*[2:0] input pins are internally pulled "high". s a consequence, the XRT4500 will automatically be configured into the "POWER-DOWN" Mode, if the *M*[2:0] input pins are left "floating".



REV. 1.0.1

**1.3.2 DCE/DTE - The DCE/DTE Mode Select Pin** The XRT4500 is capable of supporting either the "DCE" or "DTE" Modes of operation. Setting this input pin "high" configures the XRT4500 to operate in the "DCE" Mode. Conversely, setting this input pin "low" configures the XRT4500 to operate in the "DTE" Mode. A brief description of DCE Mode and DTE Mode operations are listed below.



### FIGURE 16. A SIMPLE ILLUSTRATION OF THE DCE/DTE INTERFACE

Figure 16 presents a very simple illustration of a DCE Terminal being interfaced to a DTE Terminal. From this figure, one can make the following observations about the DCE and DTE Terminals.

#### The DCE Terminal

The DCE Terminal is responsible for sourcing/generating all of the following signals.

- RXD Receive Data (High Speed Signal)
- RXC Receive Clock (High Speed Signal)
- TXC Transmit Clock (High Speed Signal)
- DSR Data Set Ready
- DCD Data Carrier Detect
- CTS Clear to Send
- RI (Ring Indicator) or
- TM (Test Mode).

Further, the DCE Terminal is responsible for receiving/ terminating all of the following signals.

- TXD Transmit Data (High Speed Signal)
- TXCE (or SCTE) Transmit Clock Echo (High Speed Signal)
- DTR Data Terminal Ready
- RTS Request to Send
- LL Local Loop-back Indicator
- RL Remote Loop-back Indicator

Because of this, whenever the XRT4500 is configured to operate in the "DCE" Mode, then the following configuration conditions are "TRUE".

- Three "high-speed" Transmitters are enabled, and
- Two "high-speed" Receivers are enabled.
- Four "low-speed" Transmitters are enabled, and
- Four "low-speed" Receivers are enabled.



#### REV. 1.0.1

#### The DTE Terminal

The DTE Terminal is responsible for sourcing/generating all of the following signals.

- TXD Transmit Data
- TXCE (or SCTE) Transmit Clock Echo
- DTR Data Terminal Ready
- RTS Request to Send
- LL Local Loop-back Indicator
- RL Remote Loop-back Indicator

Further, the DTE Terminal is responsible for receiving/terminating all of the following signals.

- RXD Receive Data
- TXC Transmit Clock
- RXC Receive Clock
- DSR Data Set Ready
- DCD Data Carrier Detect
- CTS Clear-to-Send
- RI (Ring Indicator)
- TM (Test Mode Indicator).

Because of this, whenever the XRT4500 is configured to operate in the "DTE" Mode, then the following configuration conditions are "TRUE".

- Two "high-speed" Transmitters are enabled, and
- Three "high-speed" Receivers are enabled.
- Four "low-speed" Transmitters are enabled, and
- Four "low-speed" Receivers are enabled.

#### Other Comments about DCE and DTE Equipment

Whenever DCE and DTE Equipment are interfaced to each other, the DCE Equipment is typically the source of all timing signals. The DTE Equipment will typically function as a "Clock Slave".

# 1.3.3 The LP - Loop-Back Enable/Disable Select Pin

As mentioned earlier, the XRT4500 can be configured to operate in the loop-back mode. Setting the "LP" input pin "high" disables the loop-back mode (within the XRT4500). Conversely, setting this input "low" configures the XRT4500 to operate in the "TXD/RXD" loop-back mode.

A detailed description of the "TXD/RXD" loop-back Mode is presented below.

# Behavior of DTE/DCE Mode Devices, when the Loop-Back Mode is Disabled

Figure 17 presents an illustration of a DTE and a DCE Terminal interfaced to each other, when no

# FIGURE 17. ILLUSTRATION OF BOTH THE DTE AND DCE MODE XRT4500 OPERATING, WHEN THE LOOP-BACK MODE IS DISABLED





Figure 17 indicates that the DTE Serial Communications Controller (SCC) sources the "TXD" signal. This digital signal is then converted into an "Analog Line" signal (as dictated by the "M[2:0]" settings) by the "DTE Mode" XRT4500. This line signal is then transmitted over the DTE/DCE Interface and is received by the DCE Terminal. This Analog Line signal is then converted back into the digital format by the "DCE Mode" XRT4500. This digital signal is ultimately received and terminated by the DCE SCC (Serial Communications Controller). Likewise, this figure indicates that the RXD signal is sourced by the DCE SCC. This digital signal is then converted into an "Analog Line" signal by the "DCE Mode" XRT4500. This line signal is then transported over the DCE/DTE Interface and is received by the "DTE Mode" XRT4500. This "Analog Line


signal" is then converted back into the digital format by the "DTE Mode" XRT4500. The XRT4500 then outputs this signal to the "DTE SCC". This is considered to the be the "Normal" (Non-loop-back/Diagnostic) Mode of operation.

**Note:** Figure 17 only depicts the "High-Speed" DCE/DTE Interface signals. The "Low-Speed" control/handshaking signals are not affected by the loop-back mode.

# Behavior of the DTE Mode XRT4500, when the Loop-Back Mode is Enabled.

Figure 18 presents an illustration of a DTE and a DCE Terminal interfaced to each other. In this case, the XRT4500 (associated with the DTE Terminal) has been configured to operate in the "Loop-back" Mode





**Note:** Figure 18 only depicts the "High-Speed" signals. The "Low-Speed" control/handshaking signals are not affected by the loop-back mode.

If the Loop-back Mode is configured within the XRT4500, while it is operating in the DTE Mode, then the following two (2) loop-back paths will exist.

- A Digital/Terminal-Side Loop-back
- An Analog/Line-Side Loop-back

Each of these Loop-back paths are described below.

#### 1. The Digital/Terminal Side Loop-back path:

This loop-back path is referred to as a "Digital/Terminal Side" Loop-back, because all signals originate from and are terminated by the DTE SCC (e.g., the Terminal Equipment). The signals (from the DTE SCC) are never converted into the Analog format, and are not outputted to the line.

The TXD signal (originating from the DTE SCC), along with the SCTE (Transmit Echo Clock) will be not be outputted to the DCE Terminal. Instead, this signal will be loop-back into the "DTE SCC. The "TXD" signal will ultimately be outputted to the DTE SCC via the "RXD" output pin of the "DTE Mode" XRT4500. The SCTE signal will ultimately output the DTE SCC via the "RXC" output pin of the XRT4500.

**Note:** Since the DTE SCC requires the TXC signal (in order to synthesize the SCTE signal), this loop-back still permits the TXC signal to pass through to the DTE SCC.

#### 2. The Analog/Line-Side Loop-back path:


This loop-back path is referred to as an "Analog/Line-Side" Loop-back, because all signals originate from and are ultimately terminated by the DCE Terminal. These signals originate from the DCE Terminal; and are outputted to the line, to the DTE Terminal. However, these signals (from the DCE Terminal) are never converted into the Digital format (by the DTE Mode XRT4500). These signal are kept in the "Analog" format, and are looped-back (over the line) to the DCE Terminal.


The RXD signal (originating from the DCE Terminal) will be transmitted over the line to the DTE Terminal. However, this signal will not be converted into the digital format by the "DTE Mode" XRT4500. Instead, this signal will be looped-back out to the "DCE Terminal" via the "TXD" signal path.

**Note:** In this loop-back mode, the RXC signal (e.g., the companion clock signal to RXD) is also received by the DTE Terminal and looped-back out to the DCE Terminal. In this case, the "RXC" (Receive Clock) signal will be routed to the DCE Terminal through the "SCTE" signal path The DCE SCC can still use the RXC (via the SCTE signal path), in order to sample the RXD signal (which is available via the "TXD" signal path).

## Behavior of the DCE Mode XRT4500, when the Loop-Back Mode is Enabled.

Figure 19 presents an illustration of a DTE and a DCE Terminal interfaced to each other. In this case, the XRT4500 (associated with the DCE Terminal) has been configured to operate in the "Loop-back" Mode.





**Note:** Figure 19 only depicts the "High-Speed" DCE/DTE Interface signals. The "Low-Speed" control/handshaking signals are not affected by the loop-back mode.

If the Loop-back Mode is configured within the XRT4500, while it is operating in the DCE Mode, then the following two (2) loop-back paths exists.

- A Digital/Terminal-Side Loop-back
- An Analog/Line-Side Loop-back

Each of these Loop-back paths are described below.

#### 1. The Digital/Terminal Side Loop-back:

Again, this loop-back path is referred to as a "Digital/ Terminal Side" Loop-back, because all of the signals originate from, and are terminated by the DCE SCC (e.g., the Terminal Equipment). The signals (originating at the DCE SCC) are not converted into the Analog format, and are not output to the line.

The "RXD" signal (originating from the DCE SCC) along with the "RXC" (Receive Clock) signal will not be converted into the Analog format, nor output to the DTE Terminal (over the line). Instead, this signal will remain in the "Digital-format" and will be looped-back into the DCE SCC. The "RXD" signal will ultimately be output to the DCE SCC via the "TXD" output of the "DCE Mode" XRT4500.

**Note:** The "RXC" signal (e.g., the companion clock signal to "RXD") will also be loop-back into the "DCE SCC". This signal will be output (by the XRT4500) via the "SCTE" output pin.

#### 2. The Analog/Line-Side Loop-back:

This loop-back path is referred to as an "Analog/Line-Side" loop-back, because all signals originate from and are terminated by the DTE Terminal (over the line). These signals originate from the DTE Terminal, and are output, over the line, to the DTE Terminal. However, these signal (originating from the DTE Terminal) are never converted into the Digital format (by the DCE Mode XRT4500). These signals are kept in the "Analog" format, and are looped-back (over the line) to the DTE Terminal.

The "TXD" signal (originating from the DTE Terminal) will be transmitted over the line to the DCE Terminal. However, this signal will not be converted into the digital format by the "DCE Mode" XRT4500. Instead, this signal will be loop-back to the DTE Terminal, via the "RXD" signal path.

Note: In this loop-back mode, the "SCTE" signal (e.g., the companion clock signal to "TXD") is also received by the DCE Terminal and is looped-back to the DTE Terminal. In this case, the SCTE signal will be routed through the "RXC" path. The DTE SCC can use this signal to sample the TXD (now RXD signal).

#### 1.3.4 The EC\* (Echo Clock Mode - Enable/ **Disable Select Input pin)**

A wide variety of Serial Communications Controller (SCCs) are deployed in either "DTE" or "DCE" type of Data Communications equipment. These SCCs can be realized in an ASIC solution or they can be a standard product. An example of a standard product SCC, would be the Am85C30 from AMD.

One variation that exists among these SCCs are in the number of "Clock Signals" that these chips use and process, in order to support Data Communications over a DTE/DCE Interface. For example, some SCCs process 3 clock signals in order to support the transmission/reception of data over a DTE/DCE Interface. Other SCCs process only 2 or 1 clock signals.


Examples of a "3-Clock" and a "2-Clock" DTE/DCE Interface are presented below.

#### The "3-Clock" DCE/DTE Interface

Many of the Data Communication Standards (e.g., ITU-T V.35, EIA-530(A), etc.) define three clock signals that are to be transported over the DTE/DCE Interface. These tree clock signals are listed below.

- TXC Transmit Clock
- RXC Receive Clock
- SCTE (or TXCE) Transmit Clock Echo

Figure 20 presents an illustration of a DTE and DCE exchanging data over a "3-Clock DTE/DCE" Interface.



#### FIGURE 20. ILLUSTRATION OF A TYPICAL "3-CLOCK DCE/DTE" INTERFACE



The important things to note about Figure 20 are as follows.

1. The DCE Terminal is the ultimate source of all clock signals.

2. The DCE Serial Communications Controller (SCC) will transmit the TXC clock signal to the DTE node.


3. The DTE SCC will update the state on the TXD line, upon the rising edge of the "incoming" TXC clock signal when 'Clock Invert' is not activated.


4. The DTE SCC will generate the rising edge of the SCTE clock signal, upon receipt of the rising edge of the "incoming" TXC clock signal when clock invert is not activated.

5. The DCE SCC will use the falling edge of the SCTE clock signal in order to sample the "incoming" TXD signal.

6. Because the DTE provides the SCTE clock signals and since the falling edge of this clock signal will occur at the middle of the bit-period (for the signal on the TXD line); the "3-Clock DTE/DCE Interface" is largely immune to the affects of propagation delay (via the DCE SCC to DTE SCC" link and the "DTE SCC to DCE SCC" link), and will operate properly over a very wide range of data rates.

Figure 21 presents an illustration of the wave-forms of the signals that are transported across a "3-Clock DTE/DCE" Interface. Further, this figure indicates that a "3-Clock DTE/DCE" Interface provides the DCE SCC with a TXD to TXC set-up time of "one-half" of the bit-period (0.5 \* tb). Hence, a "3-Clock DTE/DCE" Interface can support very wide range of data rates, and still insure that the DCE SCC will be provided a sufficient "TXD to TXC" set-up time.






#### The "2-Clock" DTE/DCE Interface

Although the Data Communications standards recommends the use of these three clock signals; in practice, some Data Communications Equipment manufacturers will build equipment that only supports the transmission of "2-Clock" signals. The reason for this can be due to cost, or due to the fact that the Data Communications Equipment manufacturer is using an SCC that only handles 2-clock signals. When Data Communications Equipment Manufacturers design their DCE or DTE equipment to only support the transmission of two clocks over the DTE/DCE Interface; these two clocks signals are typically the "TXC" (Transmit Clock) and the "RXC" (Receive Clock) signals. Figure 22 presents an illustration of a DTE and DCE exchanging data over a "2-Clock DCE/DTE" Interface.

**NOTE:** In the "2-Clock DTE/DCE" Interface, the DTE Terminal does not supply the SCTE clock signal back to the DCE.



#### FIGURE 22. ILLUSTRATION OF A "2-CLOCK DTE/DCE" INTERFACE

Since the DTE SCC will not provide the DCE SCC with the SCTE signal, the DCE SCC will have to use a different clock signal in order to sample the "incoming" data on the TXD line. A common approach, in this case, is to simply "hard-wire" the "TXC" output signal to the "SCTE" input pin of the DCE SCC) and to use the falling edge of the TXC clock signal in order to sample the "incoming" data on the TXD line, as illustrated above in Figure 1.8.

**Note:** There are numerous bad things about designing DCE Equipment, per the illustration in Figure 1.9. In addition to the reasons presented below, since the DCE SCC is now "hard-wired" to use the "TXC" as the means to sample the "incoming" "TXD" signal, this approach is not flexible if the user is interfacing to a DTE that happens to support "3-Clock" signal. In this case, the user is advised to consider using the "2-Clock" Mode feature (which is also offered by the XRT4500) and is discussed in Section 1.2.5.

#### Important things to note about Figure 1.9.

1. The DTE SCC will not supply the SCTE signal to the DCE SCC.

2. The DCE SCC will use the falling edge of the (locally generated) TXC clock signal in order to sample the "incoming" TXD signal.

Unlike the "3-Clock DTE/DCE" Interface, the "2-Clock DTE/DCE" Interface is sensitive to the "round-trip" propagation delay between the DCE and the DTE Terminals (due to the cable, components comprising the DCE and DTE Terminals, etc.) An example of this sensitivity is presented below.

## Case 1 - "2-Clock DTE/DCE" Operation at 1.0Mbps

Consider the case where the DCE and DTE are exchanging data at a rate of 1.0Mbps. Further, let's consider that the total propagation delay from the DCE to the DTE is 160 ns. Likewise, let's consider that the total propagation delay from the DTE to the DCE is also 160ns. Given these conditions, Figure 23 plots out the clock and signal wave-forms for the TXC and TXD at both the DCE and DTE SCCs.




FIGURE 23. THE BEHAVIOR OF THE TXC AND TXD SIGNALS AT THE DCE AND DTE SCCS, (DATA RATE = 1.0MBPS, "DCE-TO-DTE" PROPAGATION DELAY = 160NS, "DTE-TO-DCE" PROPAGATION DELAY = 160NS)

Figure 23 indicates that the TXC (Transmit Clock) signal will originate at the DCE SCC terminal. However, because of the "DCE-to-DTE" propagation delay, the TXC signal will arrive at the DTE SCC 160ns later. Per the various "Communication Interface Standards" (e.g., EIA-530A, etc.), the DTE must update the data on the "TXD" line upon detection of the rising edge of the "incoming" TXC clock signal. Hence, Figure 1.10 illustrates the DTE SCC toggling the TXD line coincident with the rising edge of TXC. Finally, because of the "DTE to DCE" propagation delay, the TXD signal will arrive at the DCE SCC 160 ns later.

Recall that the DCE SCC is using the TXC clock signal to sample the data on the "incoming" TXD line. The scenario depicted in Figure 1.10 indicates that if the Data Rate (between the DCE and DTE) is 1.0Mbps; and that if the "DCE to DTE" and "DTE to DCE" propagation delays are each 160ns, then the DCE SCC will be provided with 180ns of set-up time, (in the TXD line) prior to sampling the data. For most digital ICs, this amount of set-up time is sufficient long and should not result in any bit errors.

#### Case 2 - "2 Clock DCE/DTE" Operation at 1.544 Mbps

Now let's consider the case where the DCE and DTE Terminals are now exchanging data at a rate of 1.544Mbps (e.g., the DS1 rate). Further, let's consider that the "DCE-to-DTE" and "DTE-to-DCE" propagation delays are each 160ns (as in the prior case). Given these conditions, Figure 24 illustrates the resulting clock and signal wave-forms for the TXC and TXD at both the DCE and DTE SCCs.




FIGURE 24. THE BEHAVIOR OF THE TXC AND TXD SIGNALS AT THE DCE AND DTE SCCS (DATA RATE = 1.544MBPS, DCE-TO-DTE PROPAGATION DELAY = 160NS, DTE-TO-DCE PROPAGATION DELAY = 160NS)

The scenario depicted in Figure 24 indicates that if the Data Rate (between the DCE and the DTE) is 1.544Mbps and that if the "DCE-to-DTE" and the "DTE-to-DCE" propagation delays are each 160ns, then the DCE SCC will be provided with 4ns of set-up time (in the TXD line) prior to sample the data. For





some digital ICs, this amount of set-up time is marginal and is likely to result in bit-errors. Throughout the remainder of this document, this phenomenon will be referred to as the "2-Clock/Propagation Delay" phenomenon.

Cases 1 and 2 indicate that if a wide range of data rates are to be supported by some Data Communication Equipment over a "2-Clock DTE/DCE" Interface' and if the propagation delays are sufficiently large (in the "DCE-to-DTE" and "DTE-to-DCE" link); then there are some data rates that will be handled in an "errorfree" manner; and other data rates which are prone to errors. Consequently, the "3-Clock DTE/DCE Interface" is a much more robust and reliable medium to transport data, than is the "2-Clock DTE/DCE" Interface.

# Using the "Echo-Clock" Feature within the XRT4500

The "Echo-Clock" features within the XRT4500 helps to mitigate the "2-Clock/Propagation Delay" phenomenon by forcing the DTE Mode XRT4500 to supply an additional clock signal (over the DTE/DCE Interface), over and above that provided by the DTE SCC. Figure 25 presents an illustration of the "Echo Clock" feature (within the DTE Mode XRT4500) being used.





In the example, presented in Figure 25, the DTE SCC does not supply the SCTE signal to the DTE/DCE Interface (just as in the two previous examples). However, in this case, the XRT4500 (on the DTE side) has been configured to operate in the "Echo-Clock" Mode. While the XRT4500 is operating in this mode, it will simply take the "incoming" Transmit Clock signal (TXC) and will "echo" it back to the SCTE input pin of the DCE SCC. If we were to closely analyzer the clock signals that are transported across the "DTE/DCE" Interface, in order to determine the resulting "TXC to TXD set-up time", we would observe the following.

1. The DCE SCC sources the TXC clock signal to the DTE node.


2. The DTE SCC will update the state of the TXD line on the rising edge of the "incoming" TXC clock signal.

3. The "DTE" XRT4500 will "internally" route the "RX3D" output signal to the TX2D output signal. As a consequence, the incoming TXC clock signal will be "echoed" back out to the SCTE input pin of the DCE SCC.

4. If we neglect the "Clock-to-Output" delay of the DTE SCC, the DCE SCC will receive the falling edge of the SCTE clock signal, very close to the middle of the bit-period of each bit on the TXD line.

This phenomenon is also illustrated below in Figure 26.

FIGURE 26. ILLUSTRATION OF THE WAVE-FORMS, ACROSS A DCE/DTE INTERFACE, WHEN THE ECHO-CLOCK FEATURE (WITHIN THE XRT4500) IS USED AS DEPICTED IN FIGURE 25



By using the "Echo-Clock" feature, within the XRT4500, the "Overall System" (comprised of the DTE and DCE Terminals) is nearly as immune to the "2-Clock/Propagation Delay" phenomenon, as is the "3-Clock DTE/DCE Interface"; even though the DTE SCC only processes two clock signals.

Hence, in short, the purpose of the Echo-Clock Mode is to provide the "Overall-System" with the SCTE clock signal, when it is not being supplied by the DTE SCC. The impact of being able to accomplish this is a more robust, reliable system performance.

#### Configuring the Echo-Clock Mode

The user can configure the "Echo-Clock" Mode, within the XRT4500, by pulling the " $\overline{EC}$ " input pin (pin 34) "low". Conversely, the user can disable the "Echo-Clock" Mode by pulling the " $\overline{EC}$ " input pin "high".

When the " $\overline{EC}$ " input pin is pulled "low", then the XRT4500 will internally use the "TXC" digital signal (which is output, from the DTE Mode XRT4500, via the RX3D output pin) as the source for the "SCTE" (or the TX2D) signal.

**Note:** The "Echo-Clock" Mode is only available if the XRT4500 is operating the DTE Mode.

#### 1.3.5 The "2CK/3CK" (2-Clock/3-Clock Mode -Enable/Disable Select Input pin)

Section 1.3.4 discusses the "Echo-Clock" Mode, and how it can be used to combat the "2-Clock/Propaga-

tion Delay" phenomenon. The "Echo-Clock" Mode is an approach that can be used to attack this phenomenon, if the XRT4500 is designed into a DTE Equipment. However, if a system manufacturer, of DCE Equipment, encounters this problem, one is not able to configure a way out of this phenomenon by enabling the "Echo-Clock" Mode. Fortunately, the XRT4500 does offer the "DCE Equipment" design a couple of another options which can be used to mitigate the "2-Clock/Propagation Delay" phenomenon. These two features are:

- The "2-Clock/3-Clock Mode" Feature
- The "Clock Inversion" Feature

This section discusses the "2-Clock/3-Clock" Feature.

As mentioned above, if the DTE/DCE Interface only consists of two clock signals, (e.g., missing the SCTE signal), then there will be some data rates at which the DCE SCC will not be provided with sufficient setup time, when sampling the TXD signal.

Figure 27 presents an illustration of two XRT4500 being implemented in a "DTE/DCE" Interface. In this figure, the "DCE Mode" XRT4500 has been configured to operate in the "2-Clock" Mode. When the XRT4500 is configured to operate in the "2-Clock" Mode, then it will internally use the "TXC" signal as a means to synthesize the "SCTE" clock signal (as depicted below).




FIGURE 27. ILLUSTRATION OF THE DCE/DTE INTERFACE, WITH THE DCE MODE XRT4500 OPERATING IN THE "2-CLOCK" MODE

In this case, the "2-Clock" Mode offers a considerable amount of design flexibility. This approach permits the "DCE Equipment" System Design Engineer to design and layout a board that can be automatically configured to support either the "3-Clock" Mode (if all three clock signals are present, over the DTE/DCE Interface). Further, this approach also permits the System Design Engineer to configure the XRT4500 into the "2-Clock" Mode (if the SCTE clock signal is not present). This feature is a nice alternative to "hardwiring" the "TXC" output (of the DCE SCC) to the "SCTE" input.

**Note:** The "2-Clock" Mode feature, by itself, does not solve the "2-Clock/Propagation Delay" phenomenon. However, the "2-Clock" Mode, within the XRT4500, permits the user to do the following.

a. To configure the XRT4500 to automatically operate in the "3-Clock" Mode, whenever it is interfaced to a DTE that supports all three (3) clock signals, or

b. To configure the XRT4500 to automatically operate in the "2-Clock" Mode, whenever it is interfaced to a


DTE that only supports two (2) clock signals. Once the user has configured the XRT4500 to operate in the "2-Clock" Mode, then the user can "solve" the "2-Clock/Propagation Delay" phenomenon by invoking the "Clock Inversion" feature, as described below in Section 1.2.6.


хr

#### Configuring the "2-Clock" Mode.

The user can configure the XRT4500 to operate in the "2-Clock" Mode by setting the "2CK/3CK" input pin "high". Conversely, the user can disable the "2-Clock" Mode (otherwise known as operating the XRT4500 in the "3-Clock" Mode) by setting the "2CK/ 3CK" input pin "low".

**1.3.6 The "Clock Inversion" (CK\_INV) feature** The XRT4500 can be configured to invert the "TXC" signal by setting the "CK\_IN" input pin (pin 54) "low". Setting the "CK\_INV" input to "high" removes the invert from the "TXC" signal path. An illustration of the "DCE Mode" XRT4500, configured to invert the "TXC" signal is illustrated in Figure 28.





The "Clock Inversion" feature is also available if the XRT4500 is operating in the "DTE" Mode. Figure 29

presents an illustration of a DTE Mode XRT4500, when it is configured to invert the TXC clock signal.




FIGURE 29. ILLUSTRATION OF THE DTE MODE XRT4500 BEING CONFIGURED TO INVERT THE TXC SIGNAL

#### The Benefits of the "Clock Inversion" Feature

In Section 1.3.4 of this document, a lengthy discussion, regarding the "2-Clock/Propagation Delay" phenomenon is presented. In this Section, the "Echo-Clock" Fea-

ture was also presented as a possible solution to the "2-Clock/Propagation Delay" phenomenon. However, the "Echo-Clock" feature has a drawback. If a "DCE Equipment" manufacturer were to interface his/her



equipment to a DTE Terminal that does not support the SCTE clock signal; it is highly unlikely that the "DCE Equipment" manufacturer will be able to (over the DTE/DCE Interface) invoke the "Echo-Clock" mode and resolve the "2-Clock/Propagation Delay" phenomenon.

**Note:** This is especially the case if the DTE Equipment is not using the XRT4500 as the Multi-protocol Transceiver IC. As a consequence, the "DCE Equipment" manufacturer would have to resort to undesirable things, such as using the (locally generated) TXC signal as the sampling clock for the "TXD" signal.


However, the XRT4500 does offer the DCE Equipment manufacturer an elegant solution to the "2-Clock/Propagation Delay" phenomenon. By doing the following things.

a. Configuring the DCE Mode XRT4500 to operate in the "2-Clock" Mode, and

b. Inverting the TXC signal, within the DCE Mode XRT4500, the user can largely resolve the "2-Clock/ Propagation Delay" phenomenon.

Figure 30 presents an illustration of the DCE Mode XRT4500, being configured to (1) operate in the "2-Clock" Mode, and (2) to invert the "TXC" signal.

# FIGURE 30. ILLUSTRATION OF THE DCE MODE XRT4500, WHICH IS OPERATING IN THE "2-CLOCK" MODE, AND INVERTING THE "TXC" SIGNAL



By taking advantage of both the "2-Clock" Mode and the ability to invert the "TXC" clock signal, the "DCE Equipment" manufacture can mitigate the "2-Clock/ Propagation Delay" phenomenon by simply inverting the "TXC" whenever the DTE/DCE Interface and system configuration settings begin to violate the "TXD to TXC" set-up time requirement of the DCE SCC device. By inverting the TXC signal, the phase relationship, between the "TXD and the TXC signal will shift by 180 degrees. At this point, the sampling edge of the TXC signal will be near the middle of the "TXD" bit-period, and the system will not be violating the "TXD to TXC" set-up time requirements of the DCE SCC device. In summary, the "2-Clock" Mode (within the XRT4500) provides the user with the following options.

The DCE Equipment (which uses the XRT4500) can easily be configured to interface to DTE Equipment that supports the SCTE clock signal, as well as DTE Equipment that does not support the SCTE clock signal. If the DCE Equipment is being interfaced to a DTE which supports the SCTE clock signal, then the DCE Equipment should configure the XRT4500 to operate in the "3-Clock" Mode. Conversely, if the DCE Equipment is being interfaced to a DTE which does not support the SCTE clock signal, then the DCE Equipment should configure the XRT4500 to operate in the "2-Clock" Mode. This step will automatically configure the XRT4500 to route the "TXC" clock signal to the "SCTE\_IN" input pin of the DCE SCC. There is no need to design in extra glue logic to multiplex the "SCTE" output pin of the XRT4500 with the TXC output pin of the DCE SCC.

Additionally, if the DCE Equipment is being interfaced to a DTE Terminal which does not support the SCTE signal, (e.g., the XRT4500 is now operating in the "2-Clock" Mode), and if the "DCE/DTE Interface" configuration settings are such that the "TXD-to-TXC" setup time requirements of the DCE SCC are being violated, then the user can eliminate this problem by invoking the "Clock Invert" feature of the XRT4500.

#### 1.3.7 The Latch Mode of Operation

The Latch Mode of operation permits the user to latch the state of the "Mode Control" input pins (M[2:0]) into the XRT4500 internal circuitry. This feature frees up of the signals, driving the M[2:0] input pins (pins 6, 5, and 4) for other purposes.

Because of this feature, it is permissible to control the state of the "M[2:0]" input pins via certain signals within a bi-directional data bus (which is controlled by a microprocessor or microcontroller).

The user invokes this feature by driving the "LATCH" input pin (pin 44) from "low" to "high". During this "low" to "high" transition, the contents of the "M[2:0]" input pins will be "locked" (or latched) into internal circuitry within the XRT4500. At this point (as long as the "LATCH" input pin remains "high") the user's system can do other things with the signal which are also driving the "M[2:0]" without affecting the behavior the XRT4500.

The user disables the "LATCH" feature by driving the "LATCH" input pin, from "high" to "low". Once the "LATCH" input pin is "low", then the behavior of the XRT4500 will be dictated by the state of the "M[2:0]" input pins.

#### 1.3.8 The Registered Mode of Operation

The XRT4500 includes a feature which is known as "Registered Mode" operation. The user can enable the "Registered" Mode by setting the "REG" input pin "HIGH". Conversely, the user can disable the "Registered" Mode by setting the "REG" input pin "LOW".

If the user enables the "Registered" Mode, then the following things will happen.


a. The XRT4500 will be configured to sample and latch the contents of the "TX5D" and "TX8D" input pins, upon the rising edge of the "REG\_CLK" input signal.

b. The XRT4500 will be configured to output data (to the SCC) via the "RX5D" and "RX8D" output pins, upon the rising edge of the "REG\_CLK" signal.

This feature is useful in application, which use a SCC or a Microcontroller (that requires an external clock signal to sample the "DSR" and the "RI" (or "TM") signals. Further, this feature also configures the XRT4500 to sample the state of the "DTR" and the "RL" signal upon the rising edge of an external clock signal.

If the user invokes this feature, then the relationship between the XRT4500 and the SCC/Microprocessor is as depicted below in Figure 31.





If one wishes to accomplish the exact same function/ relationship between another Multi-protocol Transceiver IC and the SCC/Microprocessor, then he/she would have to design a system similar to that presented below in Figure 32.

хr




FIGURE 32. AN ILLUSTRATION OF THE NECESSARY GLUE LOGIC REQUIRED TO DESIGN A FEATURE SIMILAR TO THAT OFFERED BY THE "REGISTERED" MODE, WHEN USING A DIFFERENT MULTI-PROTOCOL SERIAL NETWORK INTERFACE IC


#### 1.3.9 The Internal Oscillator

The XRT4500 includes an "Internal Oscillator" that can be used to support "DTE Stand-Alone Testing/ Diagnostics" operations.

The user can enable the "Internal Oscillator" feature (within the XRT4500) by pulling the "OSC\_EN" input pin (pin 53) "low". Conversely, the user can disable the "Internal Oscillator" feature by pulling the "OSC\_EN" input pin "high".

If the user enables this feature, then the XRT4500 will synthesize a clock signal (of frequencies ranging from 32kHz to 64kHz). Further, this clock signal will be output via the "RX2D" and the "RX3D" output pins. Figure 1.20 presents an illustration of the XRT4500 (while interfaced to the DTE SCC) when the Internal Oscillator is enabled.





If the user enables the Internal Oscillator, within the XRT4500, then the XRT4500 will output between a 32kHz and a 64kHz clock signal via the RX2D and RX3D signals. When the XRT4500 is interfaced to the DTE SCC, this translates into the XRT4500 generating the timing signals for "TXC" and the "RXC" input signals. As a consequence, the DTE SCC is provided with all of the requisite timing signals that it would normally have, if it were interfaced to a DCE Terminal. This feature permits the user to implement a wide variety of diagnostic programs for DTE Equipment stand-alone testing.

**Note:** The Internal Oscillator feature is only available if the XRT4500 has been configured to operate in the DTE Mode.

#### 1.3.10 Glitch Filters

Occasional extraneous glitches on control/handshake signal inputs such as CTS, RTS, DTR and DSR can have damaging effects on the integrity of a connection. The XRT4500 is equipped with lowpass filters on the input of each of the receivers for the control and handshake signals. These filters eliminate glitches which are narrower than  $10\mu s$ . The user may disable these filters by setting EN\_FLTR to logic 0.

#### 1.3.11 Data Inversion

Similar to TXC, there is a provision in the XRT4500 to invert the TXD and RXD signals. Once the Setting the DTINV\* input to logic 0 enables an inverter at the output of RX1 and input of TX1.

#### 1.3.12 Data Interlude

Similar to TXC, there is a provision in the XRT4500 to invert the TXD and RXD signals. Once the Setting the DTINV\* input to logic 0 enables an inverter at the output of RX1 and input of TX1.

#### 2.0 RECEIVER AND TRANSMITTER SPECIFICATIONS

Table 3 and Table 4, which are for the XRT4500 receiver and transmitter sections respectively, summarize the electrical requirements for V.35, V.11, V.10, and RS232 interfaces. These tables provide virtually all of the electrical information necessary to describe these 4 interfaces in a concise form.



REV. 1.0.1

#### 3.0 V.10\V.28 OUTPUT PULSE RISE AND FALL TIME CONTROL

SLEW\_CNTL (pin 47) is an analog output that controls transmitter pulse rise and fall time for the V.10 and V.28 modes. Connecting a resistor, RSLEW, having a value between 0 and 200  $k\Omega$  from this pin to ground controls the rise/fall times for V.10 and the slew rate for V.28 as shown in Figure 34 and Figure 35 respectively.







Figure 35. V.28 Slew Rate Over  $\pm$  3 V Output Range with 3 k $\Omega$  in Parallel with 2500 pF Load as a Function of RSLEW



REV. 1.0.1

#### 4.0 THE HIGH-SPEED RS232 MODE

When  $\overline{E_{232H}}$  (pin 55) is set to logic 0 in RS232 mode, the transmitters are configured to operate in a special high-speed RS232 mode that can drive loads of 3000 $\Omega$ in parallel with 1000pF at speeds up to 256 KHz.

#### 5.0 INTERNAL CABLE TERMINATIONS

XRT4500 has fully integrated receiver and transmitter cable terminations for high speed signals (RXD, TXD, RXC, TXC, SCTE). Therefore, no external resistors and/or switches are necessary to implement the proper line termination. The schematic diagrams given in Figures 26 and 27 show the effective receiver and transmitter terminations respectively for each mode of operation. When a specific electrical interface is selected by M0, M1 and M2, the termination required for that interface is also automatically chosen. The XRT4500 eliminates double termination problems and makes point to midpoint operation possible in the V.11 mode by providing the option for disabling the internal input termination on high speed receivers.

#### 6.0 OPERATIONAL SCENARIOS

Visualizing features such as clock/data inversion, echoed clock, and loopbacks, in DTE and DCE modes makes configuring the XRT4500 a non-trivial task. A series of 48 system level application diagrams located at the end of the data sheet called "Scenarios" assist users in understanding the benefits of these different features. The internal XRT4500 connections required for a particular scenario are made through MUX1 and MUX2 that are shown on the block diagrams given in Figures 2 and 3 respectively. Table 8 contains the signal routing information versus control input logic level for MUX1 and Table 9 contains similar information for MUX2.

#### 7.0 APPLICATIONS INFORMATION

Traditional interfaces either require different transmitters and receivers for each electrical standard, or use complicated termination switching methods to change modes of operation. Mechanical switching schemes, which are expensive and inconvenient, include relays, and custom cables with the terminations located in the connectors. Electrical switching circuits using FETs are difficult to implement because the FET must remain off when the signal voltage exceeds the supply voltage and when the interface power is off.

The XRT4500 uses innovative, patented circuit design techniques to solve the termination switching problem. This device includes internal circuitry that may be controlled by software to provide the correct terminations for V.10 (RS423), V.11 (RS422), V.28 (RS232), and V.35 electrical interfaces. The schematic diagrams given in Figures 26 and 27 conceptually show the switching options for the high-speed receiver input and transmitter output terminations respectively. Additionally, Tables 4 and 5 provide a summary of receiver and transmitter specifications respectively for the different electrical modes of operation.

### V.10 (RS423) Interface

Figure 28 shows a typical V.10 (RS423) interface. This configuration uses an unbalanced cable to connect the transmitter TXA output to the receiver RXA input. The "B" outputs and inputs that are present on the differential transmitters and receivers contained in the XRT4500 are not used. The system ground provides the signal return path. The receiver input resistance is 10 k $\Omega$  nominal and no other cable termination is normally used for the V.10 mode.

#### V.11 (RS422) Interface

Figure 29 shows a typical V.11 (RS422) interface. This configuration uses a balanced cable to connect the transmitter TXA and TXB outputs to the receiver RXA and RXB inputs respectively. The XRT4500 includes provisions for adding a 125  $\Omega$  terminating resistor for the V.11 mode. Although this resistor is optional in the V.11 specification, it is necessary to prevent reflections that would corrupt signals on high-speed clock and data lines. The differential receiver input resistance without the optional termination is 20 k $\Omega$  nominal.

#### V.28 (RS232) Interface

Figure 28 shows a typical V.28 (RS232) interface. This configuration uses an unbalanced cable to connect the transmitter TXA output to the receiver RXA input. The "B" outputs and inputs that are present on the differential transmitters and receivers contained in the XRT4500 are not used. The system ground provides the signal return path. The receiver "B" input is internally connected to a 1.4 V reference source to provide a 1.4 V threshold. The receiver input resistance is 5 k $\Omega$  nominal and no other cable termination is normally used for the V.28 mode.

#### V.35 Interface

Figure 30 shows a typical V.35 interface. This configuration uses a balanced cable to connect the transmitter TXA and TXB outputs to the receiver RXA and RXB inputs respectively. The XRT4500 internal terminations meets the following V.35 requirements. The receiver differential input resistance is  $100 \ \Omega \pm 10 \ \Omega$  and the shorted-terminal resistance (RXA and RXB connected together) to ground is  $150 \ \Omega \pm 15 \ \Omega$ . The transmitter differential output resistance is  $100 \ \Omega \pm 10 \ \Omega$  and the shorted-terminal resistance (TXA and TXB connected together) to ground is  $150 \ \Omega \pm 15 \ \Omega$ .

The junction of the 3 resistors (CMTX) on the transmit termination is brought out to pins 61 and 66 for TX1 and TX2 respectively. Figure 30 shows how capacitor C having a value of 100 to 1000 pF bypasses this point to ground to reduce common mode noise. This capacitor shorts current caused by differential driver rise and fall time or propagation delay miss-match directly to ground. If it was not present, the flow of this current through the 125  $\Omega$  resistor to ground would cause common mode voltage spikes at the TXA and TXB outputs.






TABLE 6: RECEIVER SWITCHES

| Mode              | Switches |        |        |      |  |  |  |  |  |  |
|-------------------|----------|--------|--------|------|--|--|--|--|--|--|
| MODE              | S1       | S2     | S3     | S4   |  |  |  |  |  |  |
| V.35              | Closed   | Closed | Open   | Open |  |  |  |  |  |  |
| V.11 Terminated   | Open     | Open   | Closed | Open |  |  |  |  |  |  |
| V.11 Unterminated | Open     | Open   | Open   | Open |  |  |  |  |  |  |
| V.10              | Open     | Open   | Open   | Open |  |  |  |  |  |  |
| V.28              | Open     | Open   | Open   | Open |  |  |  |  |  |  |

#### FIGURE 37. TRANSMITTER TERMINATION





TABLE 7: TRANSMITTER SWITCHES

| Mode           | SWITCHES |        |  |  |  |  |  |
|----------------|----------|--------|--|--|--|--|--|
| WIODE          | S1       | S2     |  |  |  |  |  |
| V.35           | Closed   | Closed |  |  |  |  |  |
| V.11/V.10/V.28 | Open     | Open   |  |  |  |  |  |

FIGURE 38. TYPICAL V.10 OR V.28 INTERFACE (R1 = 10 K $\Omega$  in V.10 and 5 K $\Omega$  in V.28)







FIGURE 39. TYPICAL V.11 INTERFACE (TERMINATION RESISTOR, R1, IS OPTIONAL.)





Note: All Resistors shown above are internal to the XRT4500

TABLE 8: MUX1 CONNECTION TABLE

| Scenario | Logic             |          | l Appi<br>Name/   |          |                 |                 | Input            | SIGNAL SOURCE FOR OUTPUT NAME/PIN NUMBER |                     |              |                     |              |                     |
|----------|-------------------|----------|-------------------|----------|-----------------|-----------------|------------------|--|---------------------|--------------|---------------------|--------------|---------------------|
| NUMBER   | DCE/<br>DTE<br>31 | EC<br>34 | 2CK/<br>3CK<br>50 | LP<br>18 | CK<br>INV<br>54 | DT<br>INV<br>55 | EN_0<br>SC<br>53 | RX1D<br>1                                | TX1B-TX1A<br>62, 63 | RX2D<br>74   | TX2B-TX2A<br>65, 64 | RX3D<br>73   | TR3B-TR3A<br>71, 70 |
| 1        | 0                 | 1        | 0                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TX2D                | TR3B-TR3A    | Х                   |
| 2        | 1                 | 1        | 0                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TX2D                | Х            | TX3D                |
| 3        | 0                 | 1        | 0                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | RX2B-RX2A           | TR3B-TR3A    | Х                   |
| 4        | 1                 | 1        | 0                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | RX2B-RX2A           | Х            | TX3D                |
| 5        | 0                 | 1        | 0                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TX2D                | (TR3B-TR3A)* | х                   |
| 6        | 1                 | 1        | 0                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TX2D                | Х            | (TX3D)*             |
| 7        | 0                 | 1        | 0                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | RX2B-RX2A           | (TR3B-TR3A)* | х                   |
| 8        | 1                 | 1        | 0                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | RX2B-RX2A           | Х            | (TX3D)*             |
| 9        | 0                 | 1        | 1                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | х                   | TR3B-TR3A    | х                   |
| 10       | 1                 | 1        | 1                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | TX3D         | TX2D                | х            | TX3D                |
| 11       | 0                 | 1        | 1                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | х                   | TR3B-TR3A    | х                   |
| 12       | 1                 | 1        | 1                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | TX3D                | Х            | TX3D                |
| 13       | 0                 | 1        | 1                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | х                   | (TR3B-TR3A)* | х                   |
| 14       | 1                 | 1        | 1                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | TX3D         | TX2D                | х            | (TX3D)*             |
| 15       | 0                 | 1        | 1                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | х                   | (TR3B-TR3A)* | х                   |
| 16       | 1                 | 1        | 1                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | TX3D                | х            | (TX3D)*             |
| 17       | 0                 | 1        | х                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | х                   | RX2B-RX2A    | х                   |
| 18       | 1                 | 1        | х                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | TX2D         | TX2D                | Х            | х                   |
| 19       | 0                 | 1        | х                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | х                   | TR3B-TR3A    | х                   |
| 20       | 1                 | 1        | х                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | RX2B-RX2A           | Х            | х                   |
| 21       | 0                 | 1        | х                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | х                   | (RX2B-RX2A)* | х                   |
| 22       | 1                 | 1        | х                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | (TX2D)*      | TX2D                | х            | х                   |
| 23       | 0                 | 1        | х                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX2D         | х                   | (RX2B-RX2A)* | х                   |
| 24       | 1                 | 1        | х                 | 0        | 0               | 1               | 1                | TX1D                                     | NOTE 1              | TX2D         | TX2D                | х            | х                   |
| 25       | 0                 | 0        | 0                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TR3B-TR3A           | TR3B-TR3A    | х                   |
| 26       | 1                 | 0        | 0                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TX3D                | х            | TX3D                |
| 27       | 0                 | 0        | 0                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TR3B-TR3A    | RX2B-RX2A           | TR3B-TR3A    | х                   |
| 28       | 1                 | 0        | 0                 | 0        | 1               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX3D         | RX2B-RX2A           | х            | TX3D                |
| 29       | 0                 | 0        | 0                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | (TR3B-TR3A)*        | (TR3B-TR3A)* | х                   |
| 30       | 1                 | 0        | 0                 | 1        | 0               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | TX3D                | х            | (TX3D)*             |
| 31       | 0                 | 0        | 0                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | (TR3B-TR3A)* | RX2B-RX2A           | (TR3B-TR3A)* | х                   |
| 32       | 1                 | 0        | 0                 | 0        | 0               | 1               | 1                | TX1D                                     | RX1B-RX1A           | TX3D         | RX2B-RX2A           | х            | (TX3D)*             |
| 33       | 0                 | 0        | 1                 | 1        | 1               | 1               | 1                | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | x                   | TR3B-TR3A    | х                   |

XRT4500

MULTI-PROTOCOL SERIAL NETWORK INTERFACE IC

REV. 1.0.1

| Scenario | Logic             |          | l Appi<br>Name/   |          |                 |                 | Input                     | SIGNAL SOURCE FOR OUTPUT NAME/PIN NUMBER |                     |              |                     |              |                     |  |
|----------|-------------------|----------|-------------------|----------|-----------------|-----------------|---------------------------|--|---------------------|--------------|---------------------|--------------|---------------------|--|
| NUMBER   | DCE/<br>DTE<br>31 | EC<br>34 | 2CK/<br>3CK<br>50 | LP<br>18 | CK<br>INV<br>54 | DT<br>INV<br>55 | E <u>N_</u> O<br>SC<br>53 | RX1D<br>1                                | TX1B-TX1A<br>62, 63 | RX2D<br>74   | TX2B-TX2A<br>65, 64 | RX3D<br>73   | TR3B-TR3A<br>71, 70 |  |
| 34       | 1                 | 0        | 1                 | 1        | 1               | 1               | 1                         | RX1B-RX1A                                | TX1D                | TX3D         | TX3D                | Х            | TX3D                |  |
| 35       | 0                 | 0        | 1                 | 0        | 1               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | TR3B-TR3A    | х                   | TR3B-TR3A    | Х                   |  |
| 36       | 1                 | 0        | 1                 | 0        | 1               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | TX3D         | TX3D                | Х            | TX3D                |  |
| 37       | 0                 | 0        | 1                 | 1        | 0               | 1               | 1                         | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | х                   | (TR3B-TR3A)* | Х                   |  |
| 38       | 1                 | 0        | 1                 | 1        | 0               | 1               | 1                         | RX1B-RX1A                                | TX1D                | TX3D         | TX3D                | Х            | (TX3D)*             |  |
| 39       | 0                 | 0        | 1                 | 0        | 0               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | (TR3B-TR3A)* | Х                   | (TR3B-TR3A)* | Х                   |  |
| 40       | 1                 | 0        | 1                 | 0        | 0               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | TX3D         | TX3D                | Х            | (TX3D)*             |  |
| 41       | 0                 | 0        | Х                 | 1        | 1               | 1               | 1                         | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | х                   | RX2B-RX2A    | Х                   |  |
| 42       | 1                 | 0        | х                 | 1        | 1               | 1               | 1                         | RX1B-RX1A                                | TX1D                | TX3D         | TX3D                | Х            | Х                   |  |
| 43       | 0                 | 0        | х                 | 0        | 1               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | RX2B-RX2A    | Х                   | RX2B-RX2A    | Х                   |  |
| 44       | 1                 | 0        | х                 | 0        | 1               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | TX3D         | TX3D                | Х            | Х                   |  |
| 45       | 0                 | 0        | х                 | 1        | 0               | 1               | 1                         | RX1B-RX1A                                | TX1D                | RX2B-RX2A    | Х                   | (RX2B-RX2A)* | Х                   |  |
| 46       | 1                 | 0        | х                 | 1        | 0               | 1               | 1                         | RX1B-RX1A                                | TX1D                | (TX3D)*      | TX3D                | Х            | Х                   |  |
| 47       | 0                 | 0        | х                 | 0        | 0               | 1               | 1                         | TX1D                                     | RX1B-RX1A           | RX2B-RX2A    | Х                   | RX2B-RX2A    | Х                   |  |
| 48       | 1                 | 0        | х                 | 0        | 0               | 1               | 1                         | TX1D                                     | NOTE 1              | TX3D         | TX3D                | х            | Х                   |  |
|          | х                 | Х        | х                 | Х        | х               | 0               | 1                         | INVERT                                   | INVERT              | UNCHANGED    | UNCHANGED           | UNCHANGED    | UNCHANGED           |  |
|          | 0                 | 1        | х                 | 0        | Х               | Х               | 0                         | UNCHANGED                                | UNCHANGED           | UNCHANGED    | UNCHANGED           | 32-64 kHz    | UNCHANGED           |  |
|          | 0                 | 0        | Х                 | 0        | Х               | Х               | 0                         | UNCHANGED                                | UNCHANGED           | 32-64 kHz    | UNCHANGED           | 32-64 kHz    | UNCHANGED           |  |

### TABLE 8: MUX1 CONNECTION TABLE (CONTINUED)

Notes:

1. Table entries are inputs to MUX1. Column headings are outputs.

2. Signal names ending with A or B are analog inputs or outputs. Signal names ending with D are digital inputs or outputs. \* indicates signal complement. X is don't care.

|          | CONTROL INPUT/<br>PIN NUMBER |    |  |               |               |               |               |           |       |  |  |
|----------|------------------------------|----|--|---------------|---------------|---------------|---------------|-----------|-------|--|--|
| <b>0</b> |                              |    | SIGNAL SOURCE FOR OUTPUT NAME/PIN NUMBER |               |               |               |               |           |       |  |  |
|          | DCE/<br>DTE                  |    | RX4D                                     | TX4B-<br>TX4A | RX5D          | TX5B-<br>TX5A | RX67D         | TR6B-TR6A | TR7   |  |  |
|          | 31                           | 18 | 40                                       | 10, 11        | 33            | 13, 12        | 32            | 30, 29    | 27    |  |  |
| A        | 0                            | 0  | TX4D                                     | RX4B-<br>RX4A | TX5D          | TR6B-<br>TR6A | TX5D          | Х         | TX76D |  |  |
| В        | 0                            | 1  | RX4B-<br>RX4A                            | TX4D          | RX5B-<br>RX5A | TX5D          | TR6B-<br>TR6A | Х         | TX76D |  |  |
| С        | 1                            | 0  | TX4D                                     | RX4B-<br>RX4A | TX76D         | RX5B-<br>RX5A | TR7           | RX5B-RX5A | Х     |  |  |
| D        | 1                            | 1  | RX4B-<br>RX4A                            | TX4D          | RX5B-<br>RX5A | TX5D          | TR7           | TX76D     | Х     |  |  |

Notes:

- 1. Table entries are inputs to MUX2.
- 2. Column headings are outputs.
- 3. Signal names ending with A or B are analog inputs or outputs. Signal names ending with D are digital inputs or outputs.
- 4. X = Don't Care (not used)
- 5. Shaded blocks = Normal (No Loop-Back)

#### **Operating Modes for the XRT4500**

The XRT4500 Multiprotocol Serial Interface device can be configured to operate in a wide variety of modes or "scenarios". This document illustrates some of these "scenarios" and provides the reader with the following information associated with each of these scenarios.

- Which pins (on the "DCE Mode" XRT4500 and "DTE Mode" XRT4500) are used to propagate various data or clock signals.
- Which signals are to be used when operating the XRT4500 in the "differential" or "single-ended" modes.
- How does one configure the "DCE Mode" and "DTE Mode" XRT4500 to operate in these scenarios.

#### Notes:

- 1. The "line" signals are drawn with both a "solid" line and a "dashed" line. Both lines are used to transmit and receive "differential" mode signals. However, the "solid" line identifies the signal that should be used, when operating the Transmitter in the "Single-Ended" mode.
- Each scenarios includes a table that indicates how to configure the XRT4500 device into each of these modes, by specifying the appropriate logic states for EC, 2CK/3CK, LP, CKINV, DTINV, and EN\_OSC.
- 3. In all, 48 scenarios have been defined for the XRT4500 device. Currently, this document only lists a subset of these scenarios. Further versions of the XRT4500 data sheet will include this information for all 48 scenarios.






FIGURE 41. SCENARIO A, MUX2, (DCE/ $\overline{DTE} = 0$ ,  $\overline{LP} = 0$ )




xr

### FIGURE 42. SCENARIO B, MUX2, (DCE/DTE = 0, LP = 1), LOOP BACK NOT ENABLED



### FIGURE 43. SCENARIO C, MUX2, (DCE/ $\overline{DTE}$ = 1, $\overline{LP}$ = 0)




xr

### FIGURE 44. SCENARIO D, MUX2, (DCE/ $\overline{DTE}$ = 1, $\overline{LP}$ = 1), LOOP BACK NOT ENABLED

| Standard                                |        |        | RS-232         | EIA-574 | RS-530                         | RS-449                   | V.35                                    | X.21  | XRT4500              | XRT4500              |
|---|--------|--------|----------------|---------|--------------------------------|--------------------------|---|---|----------------------|----------------------|
| Related standards                       |        |        | V.24<br>DB 25  | TIA-574 | RS422, RS423                   | RS422, RS423             | V.10, V.11, V.28                        | V.11, X.26                                  | DTE                  | DCE                  |
| +                                       | Abrev. | Source | Pin #, Circuit | Pin #   | Pin #, Circuit                 | Pin #, Circuit           | 34-pin<br>Pin, CCITT#                   | Pin #, Circuit                              | Pin #, Circuit       | Pin #, Circuit       |
|   |        | 1      | 1,             |         | 1,                             | 1,                       | A,                                      | 1,  | <br>                 | )  <br> -            |
| Transmitted Data T                      | TXD    | DTE    | 2, BA          | ო       | 2, BA (A)<br>14, BA (B)        | 4, SD (A)<br>22, SD (B)  | P, 103<br>S, 103                        | 2, Circuit T (A)<br>9, Circuit T (B)        | 63, TX1A<br>62, TX1B | 78, RX1A<br>79, RX1B |
| Received Data R                         | RXD    | DCE    | 3, BB          | 2       |                                | 6, RD (A)<br>24, RD (B)  | R, 104<br>T. 104                        | 4, Circuit R (A)<br>11. Circuit R (B)       | 78, RX1A<br>79. RX1B | 63, TX1A<br>62, TX1B |
| Request to Send R<br>(Control for X.21) | RTS    | DTE    | 4, CA          | 7       | 4, CA (A)<br>19, CA (B)        | 7, RS (A)<br>25, RS (B)  |   | 3, Circuit C (A)<br>10, Circuit C (B)       | 11, TX4A<br>10, TX4B | 37, RX4A<br>38, RX4B |
| Clear to Send Clear to Send C           | CTS    | DCE    | 5, CB          | ω       | 5, CB (A)<br>13, CB (B)        | 9, CS (A)<br>27, CS (B)  | D, 106                                  | 5, Circuit I (A)<br>12, Circuit I (B)       | 37, RX4A<br>38, RX4B | 11, TX4A<br>10, TX4B |
| DCE Ready D                             | DSR    | DCE    | 6, CC          | 9       | 6, CC (A)<br>22, CC (B)        | 11, DM (A)<br>29, DM (B) | E, 107                                  |   | 36, RX5A<br>35. RX5B | 12, TX5A<br>13. TX5B |
| DTE Ready D                             | DTR    | DTE    | 20, CD         | 4       | 20, CD (A)<br>23, CD (B)       | 12, TR (A)<br>30, TR (B) | H, 108 *                                |   | 12, TX5A<br>13, TX5B | 36, RX5A<br>35, RX5B |
| Signal Ground ***                       |        | 1      | 7, AB          | 5       | 7, AB                          | 19, SG                   | B, 102                                  | 8, Circuit G                                | 3, 14, 59, 72        | 3, 14, 59, 72        |
|   | DCD    | DCE    | 8, CF          | -       | 8, CF (A)<br>10, CF (B)        | 13, RR (A)<br>31, RR (B) | F, 109                                  |   | 29, TR6A<br>30, TR6B | 29, TR6A<br>30, TR6B |
| nal                                     | TXC    | DCE    | 15, DB         |         | 15, DB (A)<br>12, DB (B)       | 5, ST (A)<br>23, ST (B)  | Y, 114<br>AA, 114                       | 7, Circuit B (A) **<br>14, Circuit B (B) ** | 70, TR3A<br>71, TR3B | 70, TR3A<br>71, TR3B |
| _                                       | RXC    | DCE    | 17, DD         |         | 17, DD (A)<br>9, DD (B)        | 8, RT (A)<br>26, RT (B)  | V, 115<br>X, 115                        | 6, Circuit S (A)<br>13. Circuit S (B)       | 77, RX2A<br>76, RX2B | 64, TX2A<br>65, TX2B |
|   | LL     | DTE    | 18, LL         |         | 18, LL                         |                          |   |   | 27, TR7              | 27, TR7              |
| back                                    | R      | DTE    | 21, RL         |         | 21, RL                         | 14, RL                   | N, 140 *                                |   | 19, TX8O             | 25, RX8I             |
|   |        | DCE    | 22, CE         | 6       |                                | <br>                     |   |   | i                    | 1                    |
| Transmit Signal SC                      | SCTE   | DTE    | 24, DA         |         | 24, DA (A)<br>11, DA (B)       | 17, TT (A)<br>35, TT (B) | U, 113 *<br>W, 113 *                    | 7, Circuit X (A) **<br>14, Circuit X (B) ** | 64, TX2A<br>65, TX2B | 77, RX2A<br>76, RX2B |
| Test Mode 1                             | Ψ      | DCE    | 25, TM         |         | 25, TM                         | 18, TM                   | NN, 142 *                               |   | 25, RX8I             | 19, TX8O             |
| Load Resistance                         | +      |        |                |         | RL=100Ω                        | RL=1200                  | RL=100Ω                                 | RL=1200                                     |                      |                      |
| Signal Amplitude                        |        |        | ±5 to ±15 V    |         |                                |                          | 0.55 Vpp                                |   |                      |                      |
| Speed per standard                      |        |        | 20 to 150kbps  |         | RS422: 10MBp<br>RS423: 100Kbps |                          | Std: 48kpbs<br>Max: 10Mbps              | V.11: 10Mbps                                |                      |                      |
| XRT4500 Speed                           |        |        | 256 kbps       |         |                                |                          | V.10: 120 kbps<br>V 11: 20 Mhns         |   |                      |                      |
| Mode selection                          |        |        |                |         |                                |                          | 000000000000000000000000000000000000000 |   |                      |                      |

#### FIGURE 45. SERIAL INTERFACE SIGNALS AND CONNECTOR PIN-OUT








FIGURE 47. EIA-530 CONNECTION DIAGRAM FOR XRT4500





FIGURE 48. RS-232 CONNECTION DIAGRAM FOR XRT4500

#### SCENARIOS 1 & 2 NORMAL: '3-CLOCK' DCE/DTE INTERFACE OPERATION



#### **INPUT PIN SETTINGS**

|          | [       | DTE (#1) |                 |          |                     | DCE (#2) |                 |
|----------|---------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | NAME    | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE    | DESCRIPTION     |
| 31       | DCE/DTE | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC      | 1        | No Echo         | 34       | ĒĊ                  | 1        | No Echo         |
| 50       | 2CK/3CK | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP      | 1        | No Loopback     | 18       | LP                  | 1        | No Loopback     |
| 54       | CKINV   | 1        | No Invert       | 54       | CKINV               | 1        | No Invert       |
| 55       | DTINV   | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN   | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |


NOTE:

1. When M0=1, M2=1, M2=0 the XRT4500 is in the 1 clock (X.21) mode and the 2CK/3CK input pin is ignored.

2. (See Table 8. MUX Connection Table)

REV. 1.01


#### SCENARIO 3 &2 DTE LOOP-BACK MODE



#### INPUT PIN SETTINGS

|          |                     | DTE (#3) |                 |          |                     | DCE (#2) |                 |
|----------|---------------------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | NAME                | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE    | DESCRIPTION     |
| 31       | DCE/DTE             | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC                  | 1        | No Echo         | 34       | EC                  | 1        | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP                  | 0        | Loopback        | 18       | LP                  | 1        | No Loopback     |
| 54       | CKINV               | 1        | No Invert       | 54       | CKINV               | 1        | No Invert       |
| 55       | DTINV               | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN               | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |

#### SCENARIO 4






#### INPUT PIN SETTINGS

|          |         | DTE (#1) |                 |          |                     | DCE (#4) |                 |
|----------|---------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | Nаме    | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE    | DESCRIPTION     |
| 31       | DCE/DTE | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC      | 1        | No Echo         | 34       | EC                  | 1        | No Echo         |
| 50       | 2CK/3CK | 0        | 3 Clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP      | 1        | No Loopback     | 18       | LP                  | 0        | Loopback        |
| 54       | CKINV   | 1        | No Invert       | 54       | CKINV               | 1        | No Invert       |
| 55       | DTINV   | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN   | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |

REV. 1.01


#### SCENARIO 5 & 2





#### INPUT PIN SETTINGS

|          |                     | DTE (#5) |                 |          |                     | DCE (#2) |                 |
|----------|---------------------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | NAME                | STATE    | DESCRIPTION     | Pin<br># | NAME                | State    | DESCRIPTION     |
| 31       | DCE/DTE             | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC                  | 1        | No Echo         | 34       | EC                  | 1        | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP                  | 1        | No Loopback     | 18       | LP                  | 1        | No Loopback     |
| 54       | CKINV               | 0        | Invert          | 54       | CKINV               | 1        | No Invert       |
| 55       | DTINV               | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN               | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |




### COMMENTS: TXC CLOCK INVERSION IN DCE MODE

INPUT PIN SETTINGS

|          |                     | DTE (#1) |                 |          |                     | DCE (#6) |                 |
|----------|---------------------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | NAME                | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE    | DESCRIPTION     |
| 31       | DCE/DTE             | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC                  | 1        | No Echo         | 34       | EC                  | 1        | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP                  | 1        | No Loopback     | 18       | LP                  | 1        | No Loopback     |
| 54       | CKINV               | 1        | No Invert       | 54       | CKINV               | 0        | Invert          |
| 55       | DTINV               | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN               | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |

REV. 1.01

#### SCENARIO 7 & 2




#### INPUT PIN SETTINGS

|          |                     | DTE (#7) |                 |          |                     | DCE (#2) |                 |
|----------|---------------------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | NAME                | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE    | DESCRIPTION     |
| 31       | DCE/DTE             | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC                  | 1        | No Echo         | 34       | EC                  | 1        | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP                  | 0        | Loopback        | 18       | LP                  | 1        | No Loopback     |
| 54       | CKINV               | 0        | Invert          | 54       | CKINV               | 1        | No Invert       |
| 55       | DTINV               | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN               | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |

REV. 1.01

#### SCENARIO 8




INPUT PIN SETTINGS

|          |                     | DTE (#1) |                 |          |                     | DCE (#8) |                 |
|----------|---------------------|----------|-----------------|----------|---------------------|----------|-----------------|
| Pin<br># | NAME                | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE    | DESCRIPTION     |
| 31       | DCE/DTE             | 0        | DTE             | 31       | DCE/DTE             | 1        | DCE             |
| 34       | EC                  | 1        | No Echo         | 34       | EC                  | 1        | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         |
| 18       | LP                  | 1        | No Loopback     | 18       | LP                  | 0        | Loopback        |
| 54       | CKINV               | 1        | No Invert       | 54       | CKINV               | 0        | Invert          |
| 55       | DTINV               | 1        | No Invert       | 55       | DTINV               | 1        | No Invert       |
| 53       | OSCEN               | 1        | No Internal OSC | 53       | OSCEN               | 1        | No Internal OSC |

REV. 1.01

#### SCENARIO 9 & 10




COMMENTS: 2 CLOCK MODE OPERATION WITHIN THE 'DCE MODE'. THIS FEATURE IS USEFUL FOR APPLICATIONS THAT INTERFACE TO A DEVICE WHICH DOES NOT SUPPLY 'SCTE' CLOCK SIGNAL

|          |         | DTE (#9) |                 |          |                     | DCE (#10) |                 |
|----------|---------|----------|-----------------|----------|---------------------|-----------|-----------------|
| Pin<br># | Nаме    | State    | DESCRIPTION     | Pin<br># | NAME                | STATE     | DESCRIPTION     |
| 31       | DCE/DTE | 0        | DTE             | 31       | DCE/DTE             | 1         | DCE             |
| 34       | EC      | 1        | No Echo         | 34       | ĒC                  | 1         | No Echo         |
| 50       | 2CK/3CK | Х        | Don't Care      | 50       | 2CK/ <del>3CK</del> | 1         | 2 clock         |
| 18       | LP      | 1        | No Loopback     | 18       | LP                  | 1         | No Loopback     |
| 54       | CKINV   | 1        | No Invert       | 54       | CKINV               | 1         | No Invert       |
| 55       | DTINV   | 1        | No Invert       | 55       | DTINV               | 1         | No Invert       |
| 53       | OSCEN   | 1        | No Internal OSC | 53       | OSCEN               | 1         | No Internal OSC |

INPUT PIN SETTINGS

#### SCENARIO 12




#### INPUT PIN SETTINGS

|          |                     | DTE (#9) |                 |          |                     | DCE (#12) |                 |
|----------|---------------------|----------|-----------------|----------|---------------------|-----------|-----------------|
| Pin<br># | NAME                | STATE    | DESCRIPTION     | Pin<br># | NAME                | STATE     | DESCRIPTION     |
| 31       | DCE/DTE             | 0        | DTE             | 31       | DCE/DTE             | 1         | DCE             |
| 34       | EC                  | 1        | No Echo         | 34       | EC                  | 1         | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 0        | 3 clock         | 50       | 2CK/ <del>3CK</del> | 1         | 2 clock         |
| 18       | LP                  | 1        | No Loopback     | 18       | LP                  | 0         | Loopback        |
| 54       | CKINV               | 1        | No Invert       | 54       | CKINV               | 1         | No Invert       |
| 55       | DTINV               | 1        | No Invert       | 55       | DTINV               | 1         | No Invert       |
| 53       | OSCEN               | 1        | No Internal OSC | 53       | OSCEN               | 1         | No Internal OSC |

REV. 1.01


### SCENARIO 13 \$ 10



#### INPUT PIN SETTINGS

|          |                     | DTE (#13) |                 |          |                     | DCE (#10) |                 |
|----------|---------------------|-----------|-----------------|----------|---------------------|-----------|-----------------|
| Pin<br># | NAME                | STATE     | DESCRIPTION     | Pin<br># | NAME                | STATE     | DESCRIPTION     |
| 31       | DCE/DTE             | 0         | DTE             | 31       | DCE/DTE             | 1         | DCE             |
| 34       | EC                  | 1         | No Echo         | 34       | EC                  | 1         | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 1         | 2 clock         | 50       | 2CK/ <del>3CK</del> | 1         | 2 clock         |
| 18       | LP                  | 1         | No Loopback     | 18       | LP                  | 1         | Loopback        |
| 54       | CKINV               | 0         | Invert          | 54       | CKINV               | 1         | No Invert       |
| 55       | DTINV               | 1         | No Invert       | 55       | DTINV               | 1         | No Invert       |
| 53       | OSCEN               | 1         | No Internal OSC | 53       | OSCEN               | 1         | No Internal OSC |

#### SCENARIO 14




#### COMMENTS: TXC CLOCK INVERSION AND 2 CLOCK MODE OPERATION WITHIN THE DCE MODE. THIS SCENARIO CAN BE USED TO RESOLVE THE 2 CLOCK PROPAGATION DELAY TIMING VIOLATION ISSUE.

INPUT PIN SETTINGS

|          |                     | DTE   |                 |          |                     | DCE   |                 |
|----------|---------------------|-------|-----------------|----------|---------------------|-------|-----------------|
| Pin<br># | Nаме                | STATE | DESCRIPTION     | Pin<br># | Nаме                | State | DESCRIPTION     |
| 31       | DCE/DTE             | 0     | DTE             | 31       | DCE/DTE             | 1     | DCE             |
| 34       | EC                  | 1     | No Echo         | 34       | EC                  | 1     | No Echo         |
| 50       | 2CK/ <del>3CK</del> | 1     | 2 clock         | 50       | 2CK/ <del>3CK</del> | 1     | 2 clock         |
| 18       | LP                  | 1     | No Loopback     | 18       | LP                  | 1     | No Loopback     |
| 54       | CKINV               | 1     | No Invert       | 54       | CKINV               | 0     | Invert          |
| 55       | DTINV               | 1     | No Invert       | 55       | DTINV               | 1     | No Invert       |
| 53       | OSCEN               | 1     | No Internal OSC | 53       | OSCEN               | 1     | No Internal OSC |

REV. 1.01


### SCENARIO 16



#### INPUT PIN SETTINGS

|          |                 | DTE (#9) |                 |  | DCE (#16) |                 |       |                 |  |
|----------|-----------------|----------|-----------------|--|-----------|-----------------|-------|-----------------|--|
| Pin<br># | NAME            | STATE    | DESCRIPTION     |  | Pin<br>#  | NAME            | State | DESCRIPTION     |  |
| 31       | DCE/DTE         | 0        | DTE             |  | 31        | DCE/DTE         | 1     | DCE             |  |
| 34       | EC              | 1        | No Echo         |  | 34        | EC              | 1     | No Echo         |  |
| 50       | 2CK/ <u>3CK</u> | 1        | 2 clock         |  | 50        | 2CK/ <u>3CK</u> | 1     | 2 clock         |  |
| 18       | LP              | 1        | No Loopback     |  | 18        | LP              | 0     | Loopback        |  |
| 54       | CKINV           | 1        | No Invert       |  | 54        | CKINV           | 0     | Invert          |  |
| 55       | DTINV           | 1        | No Invert       |  | 55        | DTINV           | 1     | No Invert       |  |
| 53       | OSCEN           | 1        | No Internal OSC |  | 53        | OSCEN           | 1     | No Internal OSC |  |

#### SCENARIO 17 & 18






### INPUT PIN SETTINGS (1 CLOCK MODE)

|          | DTE (#17) |       |                 |  |          | DCE (#18)           |       |                 |  |  |
|----------|-----------|-------|-----------------|--|----------|---------------------|-------|-----------------|--|--|
| Pin<br># | NAME      | STATE | DESCRIPTION     |  | Pin<br># | NAME                | State | DESCRIPTION     |  |  |
| 31       | DCE/DTE   | 0     | DTE             |  | 31       | DCE/DTE             | 1     | DCE             |  |  |
| 34       | EC        | 1     | No Echo         |  | 34       | EC                  | 1     | No Echo         |  |  |
| 50       | 2CK/3CK   | Х     | Don't care      |  | 50       | 2CK/ <del>3CK</del> | Х     | Don't care      |  |  |
| 18       | LP        | 1     | No Loopback     |  | 18       | LP                  | 1     | No Loopback     |  |  |
| 54       | CKINV     | 1     | No Invert       |  | 54       | CKINV               | 1     | No Invert       |  |  |
| 55       | DTINV     | 1     | No Invert       |  | 55       | DTINV               | 1     | No Invert       |  |  |
| 53       | OSCEN     | 1     | No Internal OSC |  | 53       | OSCEN               | 1     | No Internal OSC |  |  |

REV. 1.01


### SCENARIO 20



#### INPUT PIN SETTINGS (1 CLOCK MODE)

|          | DTE (#17)           |       |                 |  | DCE (#20) |         |       |                 |  |
|----------|---------------------|-------|-----------------|--|-----------|---------|-------|-----------------|--|
| Pin<br># | NAME                | STATE | DESCRIPTION     |  | Pin<br>#  | NAME    | STATE | DESCRIPTION     |  |
| 31       | DCE/DTE             | 0     | DTE             |  | 31        | DCE/DTE | 1     | DCE             |  |
| 34       | EC                  | 1     | No Echo         |  | 34        | EC      | 1     | No Echo         |  |
| 50       | 2CK/ <del>3CK</del> | Х     | Don't care      |  | 50        | 2CK/3CK | Х     | Don't care      |  |
| 18       | LP                  | 1     | No Loopback     |  | 18        | LP      | 0     | Loopback        |  |
| 54       | CKINV               | 1     | No Invert       |  | 54        | CKINV   | 1     | No Invert       |  |
| 55       | DTINV               | 1     | No Invert       |  | 55        | DTINV   | 1     | No Invert       |  |
| 53       | OSCEN               | 1     | No Internal OSC |  | 53        | OSCEN   | 1     | No Internal OSC |  |

#### SCENARIO 21




### INPUT PIN SETTINGS (1 CLOCK MODE)

|          | DTE (#21)           |       |                 |            |          | DCE (#18)           |       |                 |  |  |
|----------|---------------------|-------|-----------------|------------|----------|---------------------|-------|-----------------|--|--|
| Pin<br># | NAME                | STATE | DESCRIPTION     |            | Pin<br># | NAME                | STATE | DESCRIPTION     |  |  |
| 31       | DCE/DTE             | 0     | DTE             |            | 31       | DCE/DTE             | 1     | DCE             |  |  |
| 34       | EC                  | 1     | No Echo         |            | 34       | EC                  | 1     | No Echo         |  |  |
| 50       | 2CK/ <del>3CK</del> | Х     | Don't care      |            | 50       | 2CK/ <del>3CK</del> | Х     | Don't care      |  |  |
| 18       | LP                  | 1     | No Loopback     | D Loopback |          | LP                  | 1     | No Loopback     |  |  |
| 54       | CKINV               | 0     | Invert          |            | 54       | CKINV               | 1     | No Invert       |  |  |
| 55       | DTINV               | 1     | No Invert       |            | 55       | DTINV               | 1     | No Invert       |  |  |
| 53       | OSCEN               | 1     | No Internal OSC |            | 53       | OSCEN               | 1     | No Internal OSC |  |  |

REV. 1.01

#### SCENARIO 22




#### INPUT PIN SETTINGS (1 CLOCK MODE)

|          | DTE (#17) |       |                 |             |    | DCE (#22)           |       |                 |  |  |
|----------|-----------|-------|-----------------|-------------|----|---------------------|-------|-----------------|--|--|
| Pin<br># | NAME      | STATE | DESCRIPTION     | DESCRIPTION |    | NAME                | STATE | DESCRIPTION     |  |  |
| 31       | DCE/DTE   | 0     | DTE             |             | 31 | DCE/DTE             | 1     | DCE             |  |  |
| 34       | EC        | 1     | No Echo         |             | 34 | EC                  | 1     | No Echo         |  |  |
| 50       | 2CK/3CK   | Х     | Don't care      |             | 50 | 2CK/ <del>3CK</del> | Х     | Don't care      |  |  |
| 18       | LP        | 1     | No Loopback     |             | 18 | LP                  | 1     | No Loopback     |  |  |
| 54       | CKINV     | 1     | No Invert       |             | 54 | CKINV               | 0     | Invert          |  |  |
| 55       | DTINV     | 1     | No Invert       |             | 55 | DTINV               | 1     | No Invert       |  |  |
| 53       | OSCEN     | 1     | No Internal OSC |             | 53 | OSCEN               | 1     | No Internal OSC |  |  |

NOTE: When M0=1, M2=1, M2=0 the XRT4500 is in the 1 clock (X.21) mode and the 2CK/3CK input pin is ignored.

#### SCENARIO 23




### INPUT PIN SETTINGS (1 CLOCK MODE)

|          | DTE (#23)           |       |                 |  |          | DCE (#18)           |       |                 |  |  |
|----------|---------------------|-------|-----------------|--|----------|---------------------|-------|-----------------|--|--|
| Pin<br># | Nаме                | STATE | DESCRIPTION     |  | Pin<br># | Nаме                | State | DESCRIPTION     |  |  |
| 31       | DCE/DTE             | 0     | DTE             |  | 31       | DCE/DTE             | 1     | DCE             |  |  |
| 34       | EC                  | 1     | No Echo         |  | 34       | EC                  | 1     | No Echo         |  |  |
| 50       | 2CK/ <del>3CK</del> | Х     | Don't care      |  | 50       | 2CK/ <del>3CK</del> | Х     | Don't care      |  |  |
| 18       | LP                  | 0     | Loopback        |  | 18       | LP                  | 1     | No Loopback     |  |  |
| 54       | CKINV               | 0     | Invert          |  | 54       | CKINV               | 1     | No Invert       |  |  |
| 55       | DTINV               | 1     | No Invert       |  | 55       | DTINV               | 1     | No Invert       |  |  |
| 53       | OSCEN               | 1     | No Internal OSC |  | 53       | OSCEN               | 1     | No Internal OSC |  |  |


REV. 1.01

### SCENARIO 48



#### INPUT PIN SETTINGS (1 CLOCK MODE)

|          |                 | DTE (#17) |                 |    | DCE (#48) |                 |       |                 |  |
|----------|-----------------|-----------|-----------------|----|-----------|-----------------|-------|-----------------|--|
| Pin<br># | NAME            | STATE     | DESCRIPTION     |    | Pin<br>#  | NAME            | State | DESCRIPTION     |  |
| 31       | DCE/DTE         | 0         | DTE             |    | 31        | DCE/DTE         | 1     | DCE             |  |
| 34       | EC              | 1         | No Echo         |    | 34        | EC              | 0     | Echo Mode       |  |
| 50       | 2CK/ <u>3CK</u> | Х         | Don't care      |    | 50        | 2CK/ <u>3CK</u> | Х     | Don't care      |  |
| 18       | LP              | 1         | No Loopback     | 18 |           | LP              | 0     | Loopback        |  |
| 54       | CKINV           | 1         | No Invert       |    | 54        | CKINV           | 0     | Invert          |  |
| 55       | DTINV           | 1         | No Invert       |    | 55        | DTINV           | 1     | No Invert       |  |
| 53       | OSCEN           | 1         | No Internal OSC |    | 53        | OSCEN           | 1     | No Internal OSC |  |



|                | INC   | HES   | MILLIN   | METERS     |  |
|----------------|-------|-------|----------|------------|--|
| SYMBOL         | MIN   | MAX   | MIN      | MAX        |  |
| Α              | 0.055 | 0.063 | 1.40     | 1.60       |  |
| A <sub>1</sub> | 0.002 | 0.006 | 0.05     | 0.15       |  |
| A <sub>2</sub> | 0.053 | 0.057 | 1.35     | 1.45       |  |
| В              | 0.009 | 0.015 | 0.22     | 0.38       |  |
| С              | 0.004 | 0.008 | 0.09     | 0.20       |  |
| D              | 0.622 | 0.638 | 15.80    | 16.20      |  |
| D <sub>1</sub> | 0.547 | 0.555 | 13.90    | 14.10      |  |
| е              | 0.025 | 6 BSC | 0.65 BSC |            |  |
| L              | 0.018 | 0.030 | 0.45     | 0.75       |  |
| α              | α 0°  |       | 0°       | <b>7</b> ° |  |

REV. 1.01

### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation ration is adequately protected under the circumstances.

Copyright 2000 EXAR Corporation

Datasheet August 2000

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.