

GENERAL DESCRIPTION

The Z89390 is a CMOS Digital Signal Processor (DSP). Single-cycle instruction execution and a Harvard bus structure promotes efficient algorithm execution. The processor contains 512 word data RAM and 64K word of external program address space is accessible. Six register pointers provide circular buffering capabilities and dual operand fetching. Three vectored interrupts are complemented by a six level stack. The CODEC interface enables high-speed transfer rates to accommodate digital audio and voice data. A dedicated Counter/Timer provides the necessary timing signals for the CODEC interface. An additional 13-bit timer is available for general-purpose use.

The Z89390 is optimized to accommodate intricate signal processing algorithms. The 20-MIP operating performance and efficient architecture provides real-time execution. Compression, filtering, frequency detection, audio, voice detection/synthesis and other available algorithms can all be accommodated. The on-board peripherals provide additional cost advantages.

PRELIMINARY CUSTOMER PROCUREMENT SPECIFICATION

Z89390 16-BIT DIGITAL SIGNAL PROCESSOR

Development tools for the IBM PC include a relocatable assembler, a linker loader debugger.


Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V _{SS}

GENERAL DESCRIPTION (Continued)



Z89391 Functional Block Diagram

PIN DESCRIPTION



84-Pin PLCC Pin Assignments

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min.	Max.	Units
V _{CC} T _{STG} T _A	Supply Voltage (*) Storage Temp Oper Ambient Temp	-0.3 -65°	+7.0 +150° †	V C C

Notes:


* Voltage on all pins with respect to GND.

+ See Ordering Information.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Test Load).

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.



. Test Load Diagram

DC ELECTRICAL CHARACTERISTICS


(V_{DD} = 5V \pm 10%, T_A = 0°C to +70°C unless otherwise specified)

Symbol	Parameter	Condition	Min.	Max.	Typical	Units
I _{DD}	Supply Current	V _{DD} = 5.25V fclock = 20 MHz		80	70	mA
I _{DC}	DC Power Consumption	$V_{DD} = 5.25V$			5	mA
V	Input High Level		2.5			V
V	Input Low Level			0.8		V
IĽ	Input Leakage			10		μΑ
V _{OH}	Output High Voltage	$I_{OH} = -100 \ \mu A$	V _{DD} -0.2			V
V _{OL}	Output Low Voltage	$I_{OH} = -100 \ \mu A$ $I_{OH} = 2.0 \ m A$	00	0.5		V
I _{FL}	Output Floating Leakage Current			5		μΑ


AC ELECTRICAL CHARACTERISTICS (V_{DD} = 5V 10%, T_A = 0°C to +70°C unless otherwise specified)

Symbol	Parameter	Min (ns)	Max (ns)	
Clock TCY Tr Tf	Clock Cycle Time Clock Rise Time Clock Fall Time	50	2	
CPW	Clock Pulse Width	23	2	
I/O DSSET DSHOLD EASET EAHOLD	/DS Setup Time from CLOCK Fall /DS Hold Time from CLOCK Rise EA Setup Time to /DS Fall EA Hold Time from /DS Rise	0 4 12 4	15 15	
RDSET RDHOLD WRSET WRHOLD	Data Read Setup Time to /DS Rise Data Read Hold Time from /DS Rise Data Write Setup Time to /DS Rise Data Write Hold Time from /DS Rise	14 6 5	18	
Interrupt INTSET INTWIDTH	Interrupt Setup Time to CLOCK Fall Interrupt Low Pulse Width	7 1 TCY		
Codec Interface SSET FSSET TXSET RXSET RXHOLD	SCLK Setup Time from Clock Rise FSYNC Setup Time from SCLK Rise TXD Setup Time from SCLK Rise RXD Setup Time to SCLK Fall RXD Hold Time from SCLK Fall	7 0	15 6 7	
Reset RRISE RSET RWIDTH	Reset Rise Time Reset Setup Time to CLOCK Rise Interrupt Low Pulse Width	15 2 TCY	1000	
External Prograr PASET PDSET PDHOLD	m Memory PA Setup Time from CLOCK Rise PD Setup Time to CLOCK Rise PD Hold Time from CLOCK Rise	5 10 10		
Wait State WSET WHOLD	WAIT Setup Time to CLOCK Rise WAIT Hold Time from CLOCK Rise	23 1		
Halt HSET HHOLD	Halt Setup Time to CLOCK Rise Halt Hold Time from CLOCK Rise	3 10		


AC TIMING DIAGRAM




Read Timing Diagram



Read Timing Diagram Using WAIT Pin









Write Timing Diagram Using WAIT Pin

AC TIMING (Continued)




Codec Interface Timing Diagram

AC TIMING (Continued)




Interrupt Timing Diagram



HALT Timing Diagram

AC TIMING (Continued)



External Memory Port Timing Diagram

© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com