Test Circuits and Waveforms
VARY tP TO OBTAIN
REQUIRED PEAK IAS
RG
VGS
tP
0V
VDS
L
DUT
+
VDD
-
IAS
0.01Ω
Figure 12. Unclamped Energy Test Circuit
tP
IAS
BVDSS
VDS
VDD
0
tAV
Figure 13. Unclamped Energy Waveforms
VGS
Ig(REF)
VDS
RL
DUT
+
VDD
-
Figure 14. Gate Charge Test Circuit
VDD
Qg(TOT)
VDS
VGS = 10V
VGS
VGS = 1V
0
Qg(TH)
Qgs
Ig(REF)
0
Qgd
Figure 15. Gate Charge Waveforms
VDS
RL
VGS
RGS
DUT
+
VDD
-
VGS
Figure 16. Switching Time Test Circuit
VDS
tON
td(ON)
tr
90%
tOFF
td(OFF)
tf
90%
10%
0
10%
VGS
10%
0
50%
PULSE WIDTH
90%
50%
Figure 17. Switching Time Waveform
©2003 Fairchild Semiconductor Corporation
FDH15N50 / FDP15N50 / FDB15N50 RevD2