IS61NP25618 Просмотр технического описания (PDF) - Integrated Silicon Solution

Номер в каталоге

Компоненты Описание

производитель

IS61NP25618

128K x 32, 128K x 36 and 256K x 18 PIPELINE 'NO WAIT' STATE BUS SRAM

Integrated Silicon Solution 

IS61NP12832 IS61NP12836 IS61NP25618

IS61NLP12832 IS61NLP12836 IS61NLP25618

SINGLE READ/WRITE CYCLE TIMING

Clock

CKE

tCES tCEH

Address

A1

A2

A3

WRITE

CS

A4

A5

A6

A7

ADV

OE

Data Out

tOE

tLZOE

Q1

Q3

Data In

D2

NOTES: WRITE = L means WE = L and BWx = L

CS = L means CS1 = L, CS2 = H and CS2 = L

CS = H means CS1 = H, or CS1 = L and CS2 = H, or CS1 = L and CS2 = L

Q4

D5

ISSI ®

tCH

tCL

tCYC

A8

A9

Q6

Q7

Don't Care

Undefined

16

Integrated Silicon Solution, Inc. — 1-800-379-4774

PRELIMINARY INFORMATION Rev. 00C

11/30/00

Share Link: