PIC16C62BT Просмотр технического описания (PDF) - Microchip Technology

Номер в каталоге

Компоненты Описание

производитель

PIC16C62BT

28-Pin 8-Bit CMOS Microcontrollers

Microchip Technology 

PIC16C62B/72A

2.2 Data Memory Organization

The data memory is partitioned into multiple banks

which contain the General Purpose Registers and the

Special Function Registers. Bits RP1 and RP0 are the

bank select bits.

RP1(1) RP0 (STATUS<6:5>)

= 00 → Bank0

= 01 → Bank1

= 10 → Bank2 (not implemented)

= 11 → Bank3 (not implemented)

Note 1: Maintain this bit clear to ensure upward compati-

bility with future products.

Each bank extends up to 7Fh (128 bytes). The lower

locations of each bank are reserved for the Special

Function Registers. Above the Special Function Regis-

ters are General Purpose Registers, implemented as

static RAM. All implemented banks contain Special

Function Registers. Some “high use” Special Function

Registers from one bank may be mirrored in another

bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indi-

rectly through the File Select Register FSR

(Section 2.5).

FIGURE 2-2: REGISTER FILE MAP

File

Address

00h

INDF(1)

INDF(1)

File

Address

80h

01h TMR0 OPTION_REG 81h

02h

PCL

PCL

82h

03h STATUS

STATUS 83h

04h

FSR

FSR

84h

05h PORTA

TRISA

85h

06h PORTB

TRISB

86h

07h PORTC

TRISC

87h

08h

—

—

88h

09h

—

—

89h

0Ah PCLATH

PCLATH 8Ah

0Bh INTCON

INTCON 8Bh

0Ch

PIR1

PIE1

8Ch

0Dh

—

—

8Dh

0Eh TMR1L

PCON

8Eh

0Fh TMR1H

—

8Fh

10h T1CON

—

90h

11h TMR2

—

91h

12h T2CON

PR2

92h

13h SSPBUF

SSPADD 93h

14h SSPCON

SSPSTAT 94h

15h CCPR1L

—

95h

16h CCPR1H

—

96h

17h CCP1CON

—

97h

18h

—

—

98h

19h

—

—

99h

1Ah

—

—

9Ah

1Bh

—

—

9Bh

1Ch

—

—

9Ch

1Dh

—

1Eh ADRES(2)

1Fh ADCON0(2)

—

9Dh

—

9Eh

ADCON1(2) 9Fh

20h

General

Purpose

Registers

General A0h

Purpose

Registers BFh

—

C0h

—

7Fh

—

FFh

Bank 0

Bank 1

Unimplemented data memory locations,

read as ’0’.

Note 1: Not a physical register.

2: These registers are not implemented on the

PIC16C62B, read as ’0’.

DS35008B-page 8

Preliminary

© 1999 Microchip Technology Inc.

Share Link: