S6B0715
33 COM / 100 SEG DRIVER & CONTROLLER FOR STN LCD
MICROPROCESSOR INTERFACE
Table 6. Microprocessor Interface Pin Description
Name
RESETB
PS
MI
CS1B
CS2
RS
RW_WR
I/O
Description
I
Reset input pin
When RESETB is “L”, initialization is executed.
Parallel / serial data input select input
PS
Interface
mode
Chip
Data /
select instruction
Data
Read / write Serial clock
I
H
Parallel
CS1B,
CS2
RS
DB0 to DB7
E_RD
RW_WR
-
L
Serial
CS1B,
CS2
RS
SID (DB7) Write only SCLK (DB6)
*NOTE: When PS is “L”, DB0 to DB5 a re high impedance and E_RD and RW_WR
should be fixed to either “H” or “L”.
Microprocessor interface select input pin
I
− MI = "H": 6800-series MPU interface
− MI = "L": 8080-series MPU interface
Chip select input pins
I
Data / instruction I/O is enabled only when CS1B is “L” and CS2 is “H”.
When chip select is non-active, DB0 to DB7 may be high impedance.
Register select input pin
I
− RS = "H": DB0 to DB7 are display data.
− RS = "L": DB0 to DB7 are control data.
Read / Write execution control pin
MI MPU type RW_WR
Description
Read/Write control input pin
H 6800-series
RW
− RW = “H”: read
I
− RW = “L”: write
L 8080-series
Write enable clock input pin
/WR
The data on DB0 to DB7 are latched at the rising
edge of the /WR signal.
9