PIC32MZ Просмотр технического описания (PDF) - Microchip Technology

Номер в каталоге

Компоненты Описание

производитель

PIC32MZ

32-bit MCUs (up to 2 MB Live-Update Flash and 512 KB SRAM) with Audio and Graphics Interfaces, HS USB, Ethernet, and Advanced Analog

Microchip Technology 

PIC32MZ Embedded Connectivity (EC) Family

TABLE 1-18: ALTERNATE ETHERNET MII PINOUT I/O DESCRIPTIONS

Pin Number

Pin Name

64-pin

QFN/

TQFP

100-pin

TQFP

124-pin

VTLA

144-pin

TQFP/

LQFP

Pin

Type

Buffer

Type

Description

AERXD0

—

18

—

—

I

ST Alternate Ethernet Receive Data 0

AERXD1

—

19

—

—

I

ST Alternate Ethernet Receive Data 1

AERXD2

—

28

—

—

I

ST Alternate Ethernet Receive Data 2

AERXD3

—

29

—

—

I

ST Alternate Ethernet Receive Data 3

AERXERR

—

1

—

—

I

ST Alternate Ethernet Receive Error Input

AERXDV

—

12

—

—

I

ST Alternate Ethernet Receive Data Valid

AERXCLK

—

16

—

—

I

ST Alternate Ethernet Receive Clock

AETXD0

—

47

—

—

O

— Alternate Ethernet Transmit Data 0

AETXD1

—

48

—

—

O

AETXD2

—

44

—

—

O

AETXD3

—

43

—

—

O

AETXERR

—

35

—

—

O

AECOL

—

42

—

—

I

AECRS

—

41

—

—

I

AETXCLK

—

66

—

—

I

AEMDC

—

70

—

—

O

AEMDIO

—

71

—

—

I/O

AETXEN

—

67

—

—

O

Legend:

CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = Transistor-transistor Logic input buffer

— Alternate Ethernet Transmit Data 1

— Alternate Ethernet Transmit Data 2

— Alternate Ethernet Transmit Data 3

— Alternate Ethernet Transmit Error

ST Alternate Ethernet Collision Detect

ST Alternate Ethernet Carrier Sense

ST Alternate Ethernet Transmit Clock

— Alternate Ethernet Management Data Clock

— Alternate Ethernet Management Data

— Alternate Ethernet Transmit Enable

Analog = Analog input

O = Output

PPS = Peripheral Pin Select

P = Power

I = Input

TABLE 1-19: ALTERNATE ETHERNET RMII PINOUT I/O DESCRIPTIONS

Pin Number

Pin Name

64-pin

QFN/

TQFP

100-pin

TQFP

124-pin

VTLA

144-pin

TQFP/

LQFP

Pin

Type

Buffer

Type

Description

AERXD0

43

18

—

—

I

AERXD1

46

19

—

—

I

AERXERR

51

1

—

—

I

AETXD0

57

47

—

—

O

AETXD1

56

48

—

—

O

AEMDC

30

70

—

—

O

AEMDIO

49

71

—

—

I/O

AETXEN

50

67

—

—

O

AEREFCLK 45

16

—

—

I

AECRSDV

62

12

—

—

I

Legend:

CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = Transistor-transistor Logic input buffer

ST Alternate Ethernet Receive Data 0

ST Alternate Ethernet Receive Data 1

ST Alternate Ethernet Receive Error Input

— Alternate Ethernet Transmit Data 0

— Alternate Ethernet Transmit Data 1

— Alternate Ethernet Management Data Clock

— Alternate Ethernet Management Data

— Alternate Ethernet Transmit Enable

ST Alternate Ethernet Reference Clock

ST Alternate Ethernet Carrier Sense Data Valid

Analog = Analog input

O = Output

PPS = Peripheral Pin Select

P = Power

I = Input

 2013 Microchip Technology Inc.

Preliminary

DS60001191B-page 33

Share Link: