Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADF4151
CLK 1
DATA 2
LE 3
CE 4
SW 5
VP 6
CPOUT 7
CPGND 8
PIN 1
INDICATOR
ADF4151
TOP VIEW
(Not to Scale)
24 NC
23 NC
22 RSET
21 AGND
20 NC
19 NC
18 AGND
17 AVDD2
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. THE LFCSP HAS AN EXPOSED PADDLE THAT MUST
BE CONNECTED TO GND.
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic Description
1
CLK
Serial Clock Input. Data is clocked into the 32-bit shift register on the CLK rising edge. This input is a high
impedance CMOS input.
2
DATA
Serial Data Input. The serial data is loaded, MSB first, with the three LSBs as the control bits. This input is a high
impedance CMOS input.
3
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift register is loaded into the register
that is selected by the three LSBs.
4
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state
mode. Taking the pin high powers up the device depending on the status of the power-down bits.
5
SW
Fast Lock Switch. Make a connection to this pin from the loop filter when using the fast lock mode.
6
VP
Charge Pump Power Supply. This pin should be greater than or equal to AVDD. In systems where AVDDx is 3 V, it
can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.
7
CPOUT
Charge Pump Output. When enabled, this provides ±ICP to the external loop filter. The output of the loop filter
is connected to VTUNE to drive the external VCO.
8
CPGND
Charge Pump Ground. This is the ground return pin for CPOUT.
9, 11, 18,
21
AGND
Analog Ground. This is a ground return pin for AVDD1 and AVDD2.
10
AVDD1
Analog Power Supply. This pin ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
are to be placed as close as possible to this pin. AVDD must have the same value as DVDD.
12, 13, 19, NC
20, 23, 24
No connect. Do not connect to this pin.
14
RFIN+
Input to the RF Input. This small signal input is ac-coupled to the external VCO.
15
RFIN−
Complementary Input to the RF Input. This pin must be decoupled to the ground plane with a small bypass
capacitor, typically 100 pF.
16, 17
AVDD2
Analog Power Supply. This pin ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
are to be placed as close as possible to this pin. AVDDx must have the same value as DVDD.
Rev. B | Page 7 of 28