EBE21AE8ACFA-6E-E Просмотр технического описания (PDF) - Elpida Memory, Inc
Номер в каталоге
Компоненты Описание
производитель
EBE21AE8ACFA-6E-E Datasheet PDF : 27 Pages
| |||
EBE21AE8ACFA
ODT DC Electrical Characteristics (TC = 0°C to +85°C, VDD, VDDQ = 1.8V ± 0.1V)
(DDR2 SDRAM Component Specification)
Parameter
Symbol
min.
typ.
Rtt effective impedance value for EMRS (A6, A2) = 0, 1; 75 Ω
Rtt1(eff) 60
75
Rtt effective impedance value for EMRS (A6, A2) = 1, 0; 150 Ω
Rtt2(eff) 120
150
max. Unit
90
Ω
180
Ω
Rtt effective impedance value for EMRS (A6, A2) = 1, 1; 50 Ω
Rtt3(eff) 40
50
60
Ω
Deviation of VM with respect to VDDQ/2
∆VM
−6
+6
%
Note: 1. Test condition for Rtt measurements.
Note
1
1
1
1
Measurement Definition for Rtt (eff)
Apply VIH (AC) and VIL (AC) to test pin separately, then measure current I(VIH(AC)) and I(VIL(AC)) respectively.
VIH(AC), and VDDQ values defined in SSTL_18.
Rtt(eff ) = VIH(AC) −VIL(AC)
I(VIH(AC)) − I(VIL(AC))
Measurement Definition for ∆VM
Measure voltage (VM) at test pin (midpoint) with no load.
∆VM = 2 ×VM - 1 ×100
VDDQ
OCD Default Characteristics (TC = 0°C to +85°C, VDD, VDDQ = 1.8V ± 0.1V)
(DDR2 SDRAM Component Specification)
Parameter
min.
typ.
max.
Unit
Notes
Output impedance
12.6
18
23.4
Ω
1, 5
Pull-up and pull-down mismatch
0
4
Ω
1, 2
Output slew rate
1.5
5
V/ns
3, 4
Notes: 1. Impedance measurement condition for output source DC current: VDDQ = 1.7V; VOUT = 1420mV;
(VOUT−VDDQ)/IOH must be less than 23.4Ω for values of VOUT between VDDQ and VDDQ−280mV.
Impedance measurement condition for output sink DC current: VDDQ = 1.7V; VOUT = 280mV;
VOUT/IOL must be less than 23.4Ω for values of VOUT between 0V and 280mV.
2. Mismatch is absolute value between pull up and pull down, both are measured at same temperature and
voltage.
3. Slew rate measured from VIL(AC) to VIH(AC).
4. The absolute value of the slew rate as measured from DC to DC is equal to or greater than the slew rate
as measured from AC to AC. This is guaranteed by design and characterization.
5. DRAM I/O specifications for timing, voltage, and slew rate are no longer applicable if OCD is changed
from default settings.
Pin Capacitance (TA = 25°C, VDD = 1.8V ± 0.1V)
Parameter
Symbol Pins
min.
Input capacitance
CI1
Address, /RAS, /CAS, /WE,
/CS, CKE, ODT
2.0
Input capacitance
CI2
CK, /CK
2.0
Input/output pin capacitance CI/O
DQ, DQS, /DQS, UDQS,
/UDQS, LDQS, /LDQS,
RDQS, /RDQS, DM,
2.5
UDM, LDM, CB
Notes: 1. Register component specification.
2. PLL component specification.
3. DDR2 SDRAM component specification.
max.
3.5
3.0
3.5
Unit
Notes
pF
1
pF
2
pF
3
Data Sheet E1199E10 (Ver. 1.0)
15
Share Link: 