IDT5V9885B
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
TEST CIRCUITS AND CONDITIONS(1)
VDD
0.1μF
OUTPUTS
INDUSTRIAL TEMPERATURE RANGE
CLKOUT
CLOAD
NOTE:
1. All VDD pins must be tied together.
GND
Test Circuits for DC Outputs
OTHER TERMINATION SCHEME (BLOCK DIAGRAM)
OUTPUTS
GND
CLKOUT
CLOAD
OUTPUTS
GND
CLOAD
CLKOUT
RLOAD
CLOAD
CLKOUT
LVTTL: -15pF for each output
LVDS: - 100Ω between differential outputs with 5pF
OUTPUTS
VDD-2V
CLOAD
RLOAD
CLKOUT
GND
CLOAD
CLKOUT
RLOAD
VDD-2V
LVPECL: - 50Ω to VDD-2V for each output with 5pF
31