IDT7134 Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

производитель

IDT7134

HIGH-SPEED 4K x 8 DUAL-PORT STATIC RAM

Integrated Device Technology 

IDT7134SA/LA

HIGH-SPEED 4K x 8 DUAL-PORT STATIC RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE(4)

7134X20(3)

7134X25

7134X35

Symbol

Parameter

Min. Max. Min. Max. Min. Max. Unit

READ CYCLE

tRC

Read Cycle Time

20

—

25

—

35

—

ns

tAA

Address Access Time

—

20

—

25

—

35

ns

tACE

Chip Enable Access Time

—

20

—

25

—

35

ns

tAOE

Output Enable Access Time

—

15

—

15

—

20

ns

tOH

Output Hold from Address Change

tLZ

Output Low-Z Time(1, 2)

tHZ

Output High-Z Time(1, 2)

tPU

Chip Enable to Power Up Time(2)

0

—

0

0

—

0

—

15

—

0

—

0

—

0

—

0

15

—

—

0

—

ns

—

ns

20

ns

—

ns

tPD

Chip Disable to Power Down Time(2)

—

20

—

25

—

35

ns

AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE(4) (CONT'D)

Symbol

READ CYCLE

tRC

tAA

tACE

tAOE

tOH

tLZ

tHZ

tPU

tPD

Parameter

Read Cycle Time

Address Access Time

Chip Enable Access Time

Output Enable Access Time

Output Hold from Address Change

Output Low-Z Time(1, 2)

Output High-Z Time(1, 2)

Chip Enable to Power Up Time(2)

Chip Disable to Power Down Time(2)

7134X45

Min. Max.

7134X55

Min. Max.

45

—

55

—

—

45

—

55

—

45

—

55

—

25

—

30

0

—

0

—

5

—

5

—

—

20

—

25

0

—

0

—

—

45

—

50

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. (Commercial only) 0°C to +70°C temperature range only.

4. “X” in part number indicates power rating (SA or LA).

7134X70

Min. Max. Unit

70

—

ns

—

70

ns

—

70

ns

—

40

ns

0

—

ns

5

—

ns

—

30

ns

0

—

ns

—

50

ns

2720 tbl 09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 3)

tRC

ADDRESS

tAA

tOH

DATAOUT

PREVIOUS DATA VALID

tOH

DATA VALID

NOTES:

1. Timing depends on which signal is asserted last, OE or CE.

2. Timing depends on which signal is de-asserted first, OE or CE.

3. R/W = VIH.

2720 drw 08

6.04

5

Share Link: