IN74HC163A
TYPICAL APPLICATIONS CASCADING
Note:When used in these cascaded configurations the clock fmax guaranteed limits may not
apply. Actual performance will depend on number of stages. This limitation is due to set
up times between Enable (Port) and clock.
Figure 9. N-Bit Synchronous Counters
Figure 10. Nibble Ripple Counter
Rev. 00