5.3 Serial EEPROM Read Access
Figure 5.3.1 SEP Read Access AC Timing
KL5KUSB101
USB to Ethernet Controller
SEPSCL
(OUT)
SEPSDA
(IN)
Tsd
valid
Thd
Table 5.3.1 SEP read access AC characteristics (over recommended range)
Symbol
Parameter
Min Typ Max Unit Not
e
Tsd
SEPSDA setup time
20
–
– ns 1
from SEPSCL rise
Thd
SEPSDA hold time
0
–
– ns 1
from SEPSCL fall
Note: 1) 30pF external capacitive load is assumed.
5.4 Serial EEPROM Write Access
Figure 5.4.1 SEP Write Access AC Timing
SEPSCL
(OUT)
SEPSDA
(OUT)
Tckf
Tpckh
Tpckl
Tdd
valid
Table 5.4.1 SEP Write Access AC Characteristics (over recommended range)
Symbol
Parameter
Min Typ Max Unit Not
e
Tsck
SEPSCL clock period 10
–
– us 1
Fsck
SEPSCL frequency
–
– 100 kHz 1
Tpckl
SEPSCL low width
4.7 –
– us 1
Tpckh SEPSCL high width
4.0
–
– us 1
Tdd
SEPSDA valid delay
2
–
20 ns 1
from SEPSCL fall
Note: 1) 30pF external capacitive load is assumed.
Ver. 2.4
Kawasaki LSI • 2570 North First Street • Suite 301 • San Jose, CA 95131 • Tel: (408) 570-0555 • Fax: (408) 570-0567 • www.klsi.com
15