LP62S16256EU-70LLT Просмотр технического описания (PDF) - AMIC Technology

Номер в каталоге

Компоненты Описание

производитель

LP62S16256EU-70LLT

256K X 16 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

Block Diagram

A0

A16

A17

I/O1

I/O8

LP62S16256E-T Series

DECODER

512 X 8192

MEMORY ARRAY

VCC

GND

INPUT

DATA

CIRCUIT

COLUMN I/O

INPUT

DATA

CIRCUIT

I/O9

I/O16

CE

LB

CONTROL

HB

CIRCUIT

OE

WE

Pin Descriptions -- TSOP

Pin No.

Symbol

1 - 5, 18 - 27,

42 - 44

A0 - A17

6

CE

7 - 10, 13 - 16,

29 - 32, 35 - 38

I/O1 - I/O16

17

WE

39

LB

40

HB

41

OE

11, 33

VCC

12, 34

GND

28

NC

Description

Address Inputs

Chip Enable Input

Data Inputs/Outputs

Write Enable Input

Lower Byte Enable Input (I/O1 to I/O8)

Higher Byte Enable Input (I/O9 to I/O16)

Output Enable Input

Power

Ground

No Connection

(January, 2002, Version 2.0)

3

AMIC Technology, Inc.

Share Link: