LPC2101FBD48 Просмотр технического описания (PDF) - NXP Semiconductors.
Номер в каталоге
Компоненты Описание
производитель
LPC2101FBD48
NXP Semiconductors.
LPC2101FBD48 Datasheet PDF : 32 Pages
| |||
NXP Semiconductors
LPC2101/02/03
Single-chip 16-bit/32-bit microcontrollers
I Vectored interrupt controller with configurable priorities and vector addresses.
I Up to thirty-two 5 V tolerant fast general purpose I/O pins.
I Up to 13 edge or level sensitive external interrupt pins available.
I 70 MHz maximum CPU clock available from programmable on-chip PLL with a
possible input frequency of 10 MHz to 25 MHz and a settling time of 100 µs.
I On-chip integrated oscillator operates with an external crystal in the range from 1 MHz
to 25 MHz.
I Power saving modes include Idle mode, Power-down mode with RTC active, and
Power-down mode.
I Individual enable/disable of peripheral functions as well as peripheral clock scaling for
additional power optimization.
I Processor wake-up from Power-down mode via external interrupt or RTC.
3. Ordering information
Table 1. Ordering information
Type number Package
Name
Description
LPC2101FBD48 LQFP48
plastic low profile quad flat package; 48 leads;
body 7 × 7 × 1.4 mm
LPC2102FBD48 LQFP48
plastic low profile quad flat package; 48 leads;
body 7 × 7 × 1.4 mm
LPC2103FBD48 LQFP48
plastic low profile quad flat package; 48 leads;
body 7 × 7 × 1.4 mm
LPC2102FHN48 HVQFN48
plastic thermal enhanced very thin quad flat
package; no leads; 48 terminals; body
7 × 7 × 0.85 mm
LPC2103FHN48 HVQFN48
plastic thermal enhanced very thin quad flat
package; no leads; 48 terminals; body
7 × 7 × 0.85 mm
Version
SOT313-2
SOT313-2
SOT313-2
SOT619-7
SOT619-7
3.1 Ordering options
Table 2. Ordering options
Type number
Flash memory RAM
LPC2101FBD48
LPC2102FBD48
LPC2103FBD48
LPC2102FHN48
LPC2103FHN48
8 kB
16 kB
32 kB
16 kB
32 kB
2 kB
4 kB
8 kB
4 kB
8 kB
ADC
8 inputs
8 inputs
8 inputs
8 inputs
8 inputs
Temperature
range (°C)
−40 to +85
−40 to +85
−40 to +85
−40 to +85
−40 to +85
LPC2101_02_03_3
Product data sheet
Rev. 03 — 7 October 2008
© NXP B.V. 2008. All rights reserved.
2 of 32
Share Link: 