DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC1865L Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
производитель
LTC1865L Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC1864L/LTC1865L
RECO E DED OPERATI G CO DITIO S The denotes specifications which apply over the
full operating temperature range, otherwise specifications are TA = 25°C.
SYMBOL PARAMETER
CONDITIONS
LTC1864L/LTC1865L
MIN TYP MAX UNITS
VCC
fSCK
tCYC
tSMPL
Supply Voltage
Clock Frequency
Total Cycle Time
Analog Input Sampling Time (Note 5)
LTC1864L
LTC1865L
2.7
3.6
V
DC
8
MHz
16 • SCK + tCONV
µs
16
SCK
14
SCK
tsuCONV Setup Time CONVBefore First SCK
(See Figure 1)
60
ns
thDI
tsuDI
tWHCLK
tWLCLK
tWHCONV
Hold Time SDI After SCK
Setup Time SDI Stable Before SCK
SCK High Time
SCK Low Time
CONV High Time Between Data
Transfer Cycles
LTC1865L
LTC1865L
fSCK = fSCK(MAX)
fSCK = fSCK(MAX)
30
30
45%
45%
tCONV
ns
ns
1/fSCK
1/fSCK
µs
tWLCONV CONV Low Time During Data Transfer
thCONV Hold Time CONV Low After Last SCK
16
SCK
26
ns
WU
TI I G CHARACTERISTICS The denotes specifications which apply over the full operating temperature
range, otherwise specifications are TA = 25°C. VCC = 2.7V, VREF = 2.5V, fSCK = fSCK(MAX) as defined in Recommended Operating
Conditions, unless otherwise noted.
SYMBOL PARAMETER
tCONV
fSMPL(MAX)
tdDO
Conversion Time (See Figure 1)
Maximum Sampling Frequency
Delay Time, SCKto SDO Data Valid
tdis
Delay Time, CONVto SDO Hi-Z
ten
Delay Time, CONVto SDO Enabled
thDO
Time Output Data Remains
Valid After SCK
tr
SDO Rise Time
tf
SDO Fall Time
CONDITIONS
CLOAD = 20pF
CLOAD = 20pF
CLOAD = 20pF
CLOAD = 20pF
CLOAD = 20pF
LTC1864L/LTC1865L
MIN TYP MAX UNITS
3.7
4.66
µs
150
kHz
45
55
ns
60
ns
55
120
ns
35
120
ns
5
15
ns
25
ns
12
ns
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: Integral nonlinearity is defined as deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 4: Channel leakage current is measured while the part is in sample
mode.
Note 5: Assumes fSCK = fSCK(MAX) In the case of the LTC1864L SCK does
not have to be clocked during this time if the SDO data word is not
desired. In the case of the LTC1865L a minimum of 2 clocks are required
on the SCK input after CONV falls to configure the MUX during this time.
4
sn18645L 18645Lfs

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]