MIC2164 Просмотр технического описания (PDF) - Micrel

Номер в каталоге

Компоненты Описание

производитель

MIC2164

Synchronous Buck Controllers Featuring Adaptive On-Time Control 28V Input, Constant Frequency

Micrel 

Micrel, Inc.

Figure 4. MIC2164/-2/-3 Current Limiting Circuit

Using the typical VCL value of 130mV, the current limit

value is roughly estimated as:

ICL

≈

130mV

RDS(ON)

For designs where the current ripple is significant

compared to the load current IOUT, or for low duty cycle

operation, calculating the current limit ICL should take

into account that one is sensing the peak inductor

current and that there is a blanking delay of

approximately 150ns.

ICL

=

130mV

RDS(ON)

+

VOUT * TDLY

L

−

ΔIL(pp)

2

(2)

ΔIL(pp)

=

VOUT ⋅ (1− D)

f SW ⋅L

(3)

where

VOUT = The output voltage

TDLY = Current limit blanking time, 150ns typical

ΔIL(pp) = Inductor current ripple peak-to-peak value

D = Duty Cycle

fSW = Switching frequency

The MOSFET RDS(ON) varies 30 to 40% with

temperature; therefore, it is recommended to add a 50%

margin to ICL in the above equation to avoid false current

limiting due to increased MOSFET junction temperature

rise. It is also recommended to connect LX pin directly to

the drain of the low-side MOSFET to accurately sense

the MOSFETs RDS(ON).

MIC2164/-2/-3/C

MOSFET Gate Drive

The MIC2164/-2/-3 high-side drive circuit is designed to

switch an N-Channel MOSFET. The block diagram of

Figure 1 shows a bootstrap circuit, consisting of D1 (a

Schottky diode is recommended) and CBST. This circuit

supplies energy to the high-side drive circuit. Capacitor

CBST is charged while the low-side MOSFET is on and

the voltage on the LX pin is approximately 0V. When the

high-side MOSFET driver is turned on, energy from CBST

is used to turn the MOSFET on. As the high-side

MOSFET turns on, the voltage on the LX pin increases

to approximately VHSD. Diode D1 is reversed biased and

CBST floats high while continuing to keep the high-side

MOSFET on. The bias current of the high-side driver is

less than 10mA so a 0.1μF to 1μF is sufficient to hold

the gate voltage with minimal droop for the power stroke

(high-side switching) cycle, i.e. ΔBST = 10mA x

3.33μs/0.1μF = 333mV for MIC2164. When the low-side

MOSFET is turned back on, CBST is recharged through

D1. A small resistor RG, which is in series with CBST, can

slow down the turn-on time of the high-side N-channel

MOSFET.

The drive voltage is derived from the supply voltage VIN.

The nominal low-side gate drive voltage is VIN and the

nominal high-side gate drive voltage is approximately VIN

– VDIODE, where VDIODE is the voltage drop across D1. An

approximate 30ns delay between the high-side and low-

side driver transitions is used to prevent current from

simultaneously flowing unimpeded through both

MOSFETs.

September 2010

15

M9999-091310-D

Share Link: