DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MACH435Q-25JC Просмотр технического описания (PDF) - Lattice Semiconductor

Номер в каталоге
Компоненты Описание
производитель
MACH435Q-25JC
Lattice
Lattice Semiconductor 
MACH435Q-25JC Datasheet PDF : 30 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)
Parameter
Symbol Parameter Description
tPD Input, I/O, or Feedback to Combinatorial Output
(Note 2)
-15
Min Max
3
15
-20
Min Max
3
20
tSA Setup Time from Input, I/O, or
Feedback to Product Term Clock
D-type
8
10
T-type
9
11
tHA Register Data Hold Time Using Product Term Clock
8
10
tCOA Product Term Clock to Output (Note 2)
4
18
4
22
tWLA
tWHA
Product Term, Clock Width
LOW
9
12
HIGH
9
12
fMAXA
Maximum
Frequency
Using Product
Term Clock
(Note 3)
External Feedback 1/(tSA + tCOA)
Internal Feedback (fCNTA)
No Feedback
(Note 4)
1/(tWLA + tWHA)
D-type
T-type
D-type
T-type
38.5
37
47.6
45.4
55.6
31.2
30.3
37
35.7
41.7
tSS
Setup Time from Input, I/O, or Feedback
D-type
10
13
to Global Clock
T-type
11
14
tHS
tCOS
tWLS
tWHS
Register Data Hold Time Using Global Clock
Global Clock to Output (Note 2)
Global Clock Width
0
2
10
LOW
6
HIGH
6
0
2
12
8
8
fMAXS
Maximum
Frequency
Using Global
Clock (Note 3)
External Feedback 1/(tSS + tCOS)
Internal Feedback (fCNTS)
No Feedback
(Note 4)
1/(tWLS + tWHS)
D-type
T-type
D-type
T-type
50
47.6
66.6
62.5
83.3
40
38.5
50
47.6
62.5
tSLA
tHLA
tGOA
tGWA
tSLS
tHLS
tGOS
tGWS
tPDL
Setup Time from Input, I/O, or Feedback to
Product Term Clock
Latch Data Hold Time Using Product Term Clock
Product Term Gate to Output (Note 2)
Product Term Gate Width LOW (for LOW transparent)
or HIGH (for HIGH transparent)
Setup Time from Input, I/O, or Feedback to Global Gate
Latch Data Hold Time Using Global Gate
Gate to Output (Note 2)
Global Gate Width LOW (for LOW transparent)
or HIGH (for HIGH transparent)
Input, I/O, or Feedback to Output Through
Transparent Input or Output Latch
8
8
19
9
10
0
11
6
17
10
10
22
12
13
0
12
8
22
tSIR Input Register Setup Time
tHIR Input Register Hold Time
tICO Input Register Clock to Combinatorial Output
2
4
20
2
5
25
Unit
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
12
MACH435-15/20 (Com’l)

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]