IDT71V321L Просмотр технического описания (PDF) - Integrated Device Technology
Номер в каталоге
Компоненты Описание
производитель
IDT71V321L Datasheet PDF : 15 Pages
| |||
IDT71V321S/L
High Speed 3.3V 2K x 8 Dual-Port Static RAM with Interrupts
Industrial and Commercial Temperature Ranges
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range(1)
71V321X25
Com'l & Ind
71V321X35
Com'l & Ind
71V321X55
Com'l & Ind
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max. Unit
INTERRUPT TIMING
tAS
Address Set-up Time
0
____
0
____
0
____
ns
tWR
Write Recovery Time
0
____
0
____
0
____
ns
tINS
Interrupt Set Time
____
25
____
25
____
45
ns
tINR
Interrupt Reset Time
____
25
____
25
____
45
ns
NOTES:
1. 'X' in part numbers indicates power rating (S or L).
3026 tbl 12
Timing Waveform of Interrupt Mode(1)
SET INT
ADDR"A"
R/W"A"
INT"B"
tWC
INTERRUPT ADDRESS (2)
tAS (3)
tWR(4)
tINS (3)
CLEAR INT
ADDR"B"
OE"B"
INT"B"
tRC
INTERRUPT CLEAR ADDRESS(2)
tAS(3)
tINR(3)
NOTES:.
1. All timing is the same for left and right ports. Port “A” may be either left or right port. Port “B” is the opposite from port “A”.
2. See Interrupt Truth Table.
3. Timing depends on which enable signal (CE or R/W) is asserted last.
4. Timing depends on which enable signal (CE or R/W) is de-asserted first.
3026 drw 14
,
3026 drw 15
61.412
Share Link: 