

October 2007

FSAL200 — Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

Features

- Typical 6Ω Switch Connection Between Two Ports
- Minimal Propagation Delay Through the Switch
- Low I_{CC}
- Zero Bounce in Flow-Through Mode
- Control Inputs Compatible with TTL Level
- Rail-to-Rail Signal Handling
- Route Communications Signals Include:
 - 10/100 Ethernet
 - 100VG—AnyLAN
 - ATM25
 - SONET OCI 51.8Mbps
 - USB1.1
 - T1/E1
 - Token Ring 4/16Mbps

Description

The Fairchild Switch FSAL200 is a rail-to-rail quad 2:1 high-speed CMOS TTL-compatible analog multiplexer / de-multiplexer switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When OE is low, the select pin connects the A Port to the selected B Port output. When OE is high, the switch is open and a high-impedance state exists between the two ports.


Ordering Information

Part Number	Package Description	
FSAL200MTC	16-Lead Thin Shrink Small Outline Package(TSSOP), JEDEC MO-153, 4.4mm Wide	Rails
FSAL200MTCX	16-Lead Thin Shrink Small Outline Package(TSSOP), JEDEC MO-153, 4.4mm Wide	Tape and Reel
FSAL200QSC	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide	Rails
FSAL200QSCX	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide	Tape and Reel



All packages are Pb-free per JEDEC standard J-SDD-020B.

Pin Configurations






Figure 1. Analog Symbol

Figure 2. Connection Diagram

16

15

ŌĒ

Control Input(s)	ŌĒ	Function
X	High	Disconnected
Low	Low	A=B1
High	Low	A=B2

Pin Descriptions

Pin Names	Function
ŌĒ	Switch Enable
S	Select Input
A, B1, B2	Data Ports

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Max.	Unit
V _{CC}	Supply Voltage	-0.5	7.0	V
V_{SW}	DC Switch Voltage ⁽¹⁾	-0.5	0.5	V
V _{IN}	DC Input Voltage ⁽¹⁾	-0.5	7.0	V
I _{IK}	DC Input Diode Current at (I _{IK}) V _{IN} < 0V		-50	mA
I _{OUT}	DC Output Current		120	mA
I _{CC} /I _{GND}	DC V _{CC} or Ground Current		±100	mA
P _D	Power Dissipation at 85°C		0.5	W
T _{STG}	Storage Temperature Range	-65	+150	°C
T _A	Ambient Temperature with Power Applied	-40	+85	°C

Note:

1. Input and output negative ratings may be exceeded if input and output diode current ratings are observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Pa	Min.	Max.	Unit	
V _{CC}	Supply Voltage	Supply Voltage		5.5	V
V _{IN}	Control Input Voltage ⁽²⁾		0	V _{CC}	V
V _{SW}	Switch Input Voltage		7/1	Vcc	V
V_{OUT}	Output Voltage			V _{CC}	V
T _A	Operating Temperature	Operating Temperature		+85	°C
4 4.	Innut Dies and Fall Time	Control Input V _{CC} =2.3V -3.6V	0	10	ns/V
t _r ,t _f	Input Rise and Fall Time Control Input V _{CC} =4.5V -5.5V		0	5	115/ V
θ_{JA}	Thermal Resistance in Still Sir				°C/W

Note:

2. Control input must be held HIGH or LOW and it must not float.

DC Electrical Characteristics

Typical values are at 25°C unless otherwise specified.

Symbol	Parameter	Conditions	V _{cc} (V)	T _A =-40)°C to +	85°C	Units	
				Min.	Тур.	Max.		
\/	Input Voltage High		4.5 to 5.5	2.0			V	
V_{IH}	VIH IIIput Voltage Flight	3.0	3.0 to 3.6	2.0			V	
VII	Input Voltage Low		4.5 to 5.5	-0.5		0.8	V	
VIL	Input Voltage Low		3.0 to 3.6	-0.5		0.8	1	
I_{OZ}	Off State Leakage Current	$0 \leq V_{IN} \! \leq \! 5.5V$	0 to 5.5			100	μA	
D	Switch On Resistance ⁽³⁾	I _{ON} =10 -30mA	4.5 to 5.5		6	12	0	
R _{ON}	Switch On Resistance	I _{ON} =10 -30mA	I _{ON} =10 -30mA	3.0 to 3.6		15	22	Ω
	N Control Input Leakage	V _{IN} =V _{CC} or GND	5.5			±1		
IIN		V _{IN} =V _{CC} or GND	3.6			±1	μA	
Icc	Quiescent Supply Current, All Channels Off	V _{IN} =V _{CC} or GND, I _{OUT} =0	5.5			1	μΑ	
	Analog Signal Range		V _{CC}	0		Vcc	V	
4 D	On Resistance Matching	I _A =-30 mA, V _{BN} =3.15	4.5 to 5.5	1	0.4	2.0	0	
ΔΚΟΝ	ΔR _{ON} Between Channels ⁽³⁾⁽⁴⁾	I _A =-10 mA, V _{BN} =2.1	3.0 to 3.6		1.0	3.0	Ω	
	I _O Output Current	Output Command	B _n , B _n , S-0V to 5V	4.5 to 5.5	100			m 1
10		D _n , D _n , 3-07 10 37	3.0 to 3.6	80			mA	
D	On Resistance Flatness ⁽³⁾⁽⁵⁾	A ₁ , B ₁ , B ₂ =0V to 5V	4.5 to 5.5		3			
R _{FLAT(ON)}	On Resistance Flatiless	A ₁ , B ₁ , B ₂ =0V to 5V	3.0 to 3.6		7		Ω	

Notes:

- 3. Measured by the voltage drop between the A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B ports).
- $\Delta R_{ON} = R_{ON}$ maximum $-R_{ON}$ minimum measured at identical V_{CC} , temperature, and voltage levels. Flatness is defined as the difference between the maximum and minimum value of on resistance over the specified range of conditions.

AC Electrical Characteristics

Typical values are at 25°C unless otherwise specified.

Symbol	Parameter	Conditions	V _{cc} (V)	Min.	Тур.	Max.	Units	Figure	
4	ton Turn-On Time	VB _n =3V	4.5 to 5.5		10	20	no	Figure 3	
t _{ON}	Turn-On Time	VB _n =1.5V	3.0 to 3.6		28	40	ns	Figure 4	
4	Turn-Off Time	VB _n -3V	4.5 to 5.5		5	10	no	Figure 3	
t _{OFF}	Turn-On Time	VB _n =1.5V	3.0 to 3.6		4	20	ns	Figure 4	
Q	Charge	C _L =0.1nF,V _{GEN} =0	5.0		7		20	Figure 5	
Q	Injection	R _{GEN} =0Ω	3.3		3		- pC	Figure 5	
OIRR	Off loolation	R _L =100Ω ,f=30MHz	4.5 to 5.5		-55		dB	Figure 6	
OIKK	Off Isolation	R _L =50Ω, f=1MHz	3.0 to 3.6		-75			Figure 6	
Xtalk	Crosstalle	R _L =100Ω ,f=30MHz	4.5 to 5.5		-70		4D	Figure 7	
Alaik	Crosstalk	R _L =50Ω, f=1MHz	3.0 to 3.6		-75		dB	Figure 7	
DW	-3db	R _L =100Ω	4.5 to 5.5		137		N 41 1-	F: 0	
BW	Bandwidth	R _L =50Ω	3.0 to 3.6		110		MHz	Figure 9	
_	$\Delta R_{\text{ON/RL}}$		D 1000	4.5 to 5.5		2		%	Figure 0
D		R _L =100Ω	3.0 to 3.6	70	Figure 9				

Notes:

- 6. Guaranteed by design.
- 7. Off Isolation =20 $log_{10} [V_A / V_{Bn}]$.

Capacitance

T_A=+25°C, f=1MHz. Capacitance is characterized, but not tested in production.

Symbol	Parameter	Conditions	Тур.	Units	Figure
C _{IN}	Control Pin Input Capacitance	V _{CC} =0V	2.3	pF	
	B Port Off Capacitance	V _{CC} =5.0V and 3.0V	8	nE	Figure 10
C _{IO-B}	A Port Off Capacitance	V _{CC} =5.0V and 3.0V	13	pF	Figure 10
Con	Channel On Capacitance	V _{CC} =5.0V and 3.0V	15	pF	Figure 7

AC Loadings and Waveforms




Figure 3. AC Waveforms





Figure 4. ton, toff Loading

AC Loadings and Waveforms (Continued)






Figure 5. Charge Injection Test




Figure 6. Off Isolation





Figure 7. Channel On Capacitance



 $\begin{array}{c|c} & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\$

Figure 8. Crosstalk

Figure 9. Bandwidth




Figure 10. Channel Off Capacitance

Physical Dimensions




Figure 11. 16-lead, Quarter Size Outline Package (QSOP), JEDEC MO-137. 0.150" wide

Click here for tape and reel specifications, available at:

http://www.fairchildsemi.com/products/analog/pdf/qsop16_tr.pdf

Physical Dimensions (Continued) A 5.00±0.10 4.55 5.90 4.45 7.35 В 0.65 6.4 4.4±0.1 1.45 3.2 O.2 CBA ALL LEAD TIPS 5.00 PIN #1 IDENT. LAND PATTERN RECOMMENDATION (F) 0.11 -SEE DETAIL A ALL LEAD TIPS 1.1 MAX (0.90)□ 0.1 C 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30 TOP AND BOTTOM ⊕ 0.10M A BS CS GAGE PLANE NOTES: 0.25 0°-8° A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS -0.6±0.1 SEATING PLANE D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994 E. DRAWING FILE NAME: MTC16REV4 **DETAIL** A

Figure 12. 16-lead, Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm wide

Click here for tape and reel specifications, available at:

http://www.fairchildsemi.com/products/analog/pdf/tssop16_tr.pdf

F. LAND PATTERN RECOMMENDATION PER IPC7351 - ID#

TSOP65P640X110-16N

MTC16rev4





TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACFx® Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™ GTO™ $CROSSVOLT^{\text{TM}}$ i-Lo™ CTL^{TM} IntelliMAX™ Current Transfer Logic™ ISOPLANAR™ EcoSPARK® MegaBuck™ MICROCOUPLER™ Fairchild®

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FORT®
FAST®

FRFET[®] PDP-SPM™ Global Power ResourceSM Power220[®] Power247[®]
POWEREDGE[®]
Power-SPM[™]
PowerTrench[®]

Programmable Active Droop™ QFET[®]

QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™

The Power Franchise®

Franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWIre™
µSerDes™
UHC®
UniFET™
VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I31

