AD797AR-REEL 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

AD797AR-REEL

Ultralow Distortion, Ultralow Noise Op Amp

Analog Devices 

AD797

20pF TO 120pF

R1

100Ω

+VS

*

IIN

2

7

AD797

6

3

4

CS

RS

*

VOUT

600Ω

–VS

*USE THE POWER SUPPLY BYPASSING SHOWN IN FIGURE 35.

Figure 39. I-to-V Converter Connection

THE INVERTING CONFIGURATION

The inverting configuration (see Figure 40) presents a low input

impedance, R1, to the source. For this reason, the goals of both

low noise and input buffering are at odds with one another.

Nonetheless, the excellent dynamics of the AD797 makes

it the preferred choice in many inverting applications, and

with careful selection of feedback resistors, the noise penalties

are minimal. Some examples are presented in Table 5 and

Figure 40.

CL

R2

R1

VIN

RS

+VS

*

2

7

AD797 6

3

4

*

–VS

VOUT

RL

*USE THE POWER SUPPLY BYPASSING SHOWN IN FIGURE 35.

Figure 40. Inverting Amplifier Connection

Table 5. Values for Inverting Circuit

Gain

−1

−1

−10

R1

1 kΩ

300 Ω

150 Ω

R2

1 kΩ

300 Ω

1500 Ω

CL

≈20 pF

≈10 pF

≈5 pF

Noise

(Excluding RS)

3.0 nV/√Hz

1.8 nV/√Hz

1.8 nV/√Hz

DRIVING CAPACITIVE LOADS

The capacitive load driving capabilities of the AD797 are

displayed in Figure 41. At gains greater than 10, usually no

special precautions are necessary. If more drive is desirable,

however, the circuit shown in Figure 42 should be used. For

example, this circuit allows a 5000 pF load to be driven cleanly

at a noise gain ≥2.

100nF

10nF

1nF

100pF

10pF

1pF

1

10

100

1k

CLOSED-LOOP GAIN

Figure 41. Capacitive Load Drive Capability vs. Closed-Loop Gain

20pF

200pF

1kΩ

100Ω

+VS

*

1kΩ

2

7

VIN

33Ω

AD797 6

VOUT

C1

3

4

*

–VS

*USE THE POWER SUPPLY BYPASSING SHOWN IN FIGURE 35.

Figure 42. Recommended Circuit for Driving a High Capacitance Load

SETTLING TIME

The AD797 is unique among ultralow noise amplifiers in that it

settles to 16 bits (<150 μV) in less than 800 ns. Measuring this

performance presents a challenge. A special test circuit (see

Figure 43) was developed for this purpose. The input signal was

obtained from a resonant reed switch pulse generator, available

from Tektronix as calibration Fixture No. 067-0608-00. When

open, the switch is simply 50 Ω to ground and settling is purely

a passive pulse decay and inherently flat. The low repetition rate

signal was captured on a digital oscilloscope after being

amplified and clamped twice. The selection of plug-in for the

oscilloscope was made for minimum overload recovery.

Rev. F | Page 14 of 20

Share Link: