WED3DL3216V10BI 查看數據表（PDF） - White Electronic Designs Corporation
零件编号
产品描述 (功能)
生产厂家
WED3DL3216V10BI Datasheet PDF : 27 Pages
| |||
White Electronic Designs
WED3DL3216V
COMMAND TRUTH TABLE
Function
Register Mode Register Set
Refresh Auto Refresh (CBR)
Entry Self Refresh
CKE
Previous Current CE# RAS# CAS# WE# DQM BA A0-A10 A12, A11, Notes
Cycle Cycle
H
X
L
L
LLX
OP CODE
H
H
L
L
LHX
X
X
X
H
L
L
L
LHX
X
X
X
Precharge Single Bank Precharge
H
Precharge all Banks
H
Bank Activate
H
Write
H
Write with Auto Precharge
H
Read
H
Read with Auto Precharge
H
Burst Termination
H
No Operation
H
Device Deselect
H
Clock Suspend/Standby Mode
L
Data Write/Output Disable
H
Data Mask/Output Disable
H
Power Down Mode
Entry
X
Exit
X
X
L
L H L X BA
L
X
2
X
L
L
HLX
X
H
X
X
L
L
H H X BA
Row Address
2
X
LH
L L X BA
L Column
2
X
LH
L L X BA
H Column
2
X
LH
L L X BA
L Column
2
X
LH
L H X BA
H Column
2
X
L
H
HLX
X
X
X
3
X
L
H
HH X
X
X
X
X
H
X
XXX
X
X
X
X
X
X
XXX
X
X
X
4
X
X
X
XX L
X
X
X
5
X
X
X
XXH
X
X
X
5
L
H
X
XXX
X
X
X
6
H
H
X
XXX
X
X
X
6
NOTES:
1. All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
2. Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected.
3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and
Write operations. One clock delay is required for mode entry and exit.
5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the
data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles.
When it activates, the Write operation at the clock is prohibited (zero clock latency).
All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations,
therefore the device can’t remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode
entry and exit.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
January, 2004
Rev. 0
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
Share Link: 