ADT7488A(2012) 查看數據表（PDF） - ON Semiconductor
零件编号
产品描述 (功能)
生产厂家
ADT7488A Datasheet PDF : 13 Pages
| |||
ADT7488A
Table 4. ELECTRICAL CHARACTERISTICS (continued)
(TA = TMIN to TMAX, VCC = VMIN to VMAX, unless otherwise noted)
Parameter
SST Timing
Test Conditions/Comments
Min
Bitwise Period, tBIT
High Level Time for Logic 1, tH1
(Note 2)
tBIT Defined in Speed Negotiation
0.495
0.6 tBIT
High Level Time for Logic 0, tH0
(Note 2)
0.2 tBIT
Time to Assert SST High for
Logic 1, tSU, HIGH
Hold Time, tHOLD (Note 3)
Stop Time, tSTOP
See SST Specification Rev 1.0
Device Responding to a Constant Low Level
Driven by Originator
−
−
1.25 tBIT
Time to Respond After a Reset,
−
tRESET
Response Time to Speed
Time after Powerup when Device Can
−
Negotiation After Powerup
Participate in Speed Negotiation
1. Guaranteed by design, not production tested.
2. Minimum and maximum bit times are relative to tBIT defined in the timing negotiation pulse.
3. Device is compatible with hold time specification as driven by SST originator.
Typ
−
0.75 tBIT
0.25 tBIT
−
−
2 tBIT
−
500
Max
Unit
500
ms
0.8 tBIT
ms
0.4 tBIT
ms
0.2 tBIT
ms
0.5 tBIT−M
ms
2 tBIT
ms
0.4
ms
−
ms
http://onsemi.com
4
Share Link: 