CY7C1324L-100AC 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY7C1324L-100AC Datasheet PDF : 12 Pages
| |||
Timing Diagrams
READ/WRITE Timing
PRELIMINARY
CY7C1324
CLK
tCH
tCYC
tCL
ADD
tAS
A
ADSP
tADS
ADSC
tAH
B
tADS
C
D
tADH
tADH
ADV
tADVS
tADVH
CE1
tCES
tCEH
tCES
CE
tCEH
WE
tWES
tWEH
ADSP ignored
OE
with CE1 HIGH
tCLZ
Data
In/Out
tCDV
Q(A)
Q(B)
Q
Q
(B+1) (B+2)
Q
(B+3)
Q(B)
tEOHZ
D(C)
D
D
D
(C+1) (C+2) (C+3)
tDOH
tCHZ
Q(D)
Device originally
deselected
WE is the combination of BWE, BWS[1:0] and GW to define a write cycle (see write cycle definition table).
CE is the combination of CE2 and CE3. All chip selects need to be active in order to select
the device. RAx stands for Read Address X, WA stands for Write Address X, Dx stands for Data-in X,
Qx stands for Data-out X
= DON’T CARE
= UNDEFINED
10
Share Link: 