08$$ 5RXWLQJ &R3UR.HVVRU 5&3 )DPLO\
2SHUDWLRQDO &KDUD.WHULVWL.V
7DEOH %LW %XV 0RGH &$05$0 &\.OHV E\ 3DUWLWLRQ &RQILJXUDWLRQ
&\.OH
1R 5$0 &$0
&$0>@
&$0>@
&$0>@
5$0 &$0
&$0>@
&$0>@
5$0>@
5$0 &$0
&$0>@
&$0>@
5$0>@
Note: *Bus bits [15:0] contain data. Bus bits [31:16] are undefined.
7DEOH %LW %XV 0RGH &$05$0 &\.OHV E\ 3DUWLWLRQ &RQILJXUDWLRQ
&\.OH
1R 5$0 &$0
&$0>@
&$0>@
&$0>@
&$0>@
&$0>@
5$0 &$0
&$0>@
&$0>@
&$0>@
&$0>@
5$0>@
5$0 &$0
&$0>@
&$0>@
&$0>@
5$0>@
5$0>@
5$0 &$0
&$0>@
5$0>@
5$0>@
5$0 &$0
&$0>@
&$0>@
5$0>@
5$0>@
5$0>@
7DEOH ,QSXW DQG 2XWSXW &$05$0 &\.OHV E\ 2SHUDWLRQ
2SHUDWLRQ
,16(57
6($5&+
6($5&+$
/($51
'(/(7(
5($' /48(8(
5($' $48(8(
',1 352&' :ULWH
&$0 5$0
&$0 RQO\
&$0 RQO\
&$0 5$0
&$0 RQO\
1$
1$
'287 352&' 5HDG
1$
5$0 RQO\
5$0 RQO\
1$
1$
&$0 5$0
&$0 5$0
'HYL.H &KDLQLQJ
Up to four MUAA RCPs may be chained with no external
logic. Figure 3 shows the interconnection. Unused
CHAIN[3:0] pins should be left unconnected.
The /MF, /FF, INT, DOUTVALID, DINREADY, and
PROCREADY signals should only be used on the master
device and left disconnected on the slave devices. The
master device is the one with no connection to the
CHAINUP pin.
Where device pins are paralleled, attention should be paid
to signal integrity, in particular to signals used for
clocking, i.e., CLK, /PCS. PCB layout techniques such as
daisy chaining and driver to track impedance matching
should be observed.
The scheme in Figure 3 allows devices to be designed in
but not fitted. The fit order would be MASTER, SLAVE1,
SLAVE2, SLAVE3.
5HY