DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DS1842N 查看數據表(PDF) - Maxim Integrated

零件编号
产品描述 (功能)
生产厂家
DS1842N Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
76V, APD, Bias Output Stage with
Current Monitoring
(TA = +25°C, unless otherwise noted.)
Typical Operating Characteristics (continued)
FET ON-RESISTANCE vs. DRAIN CURRENT
7
VGS = 2.5V
6
VGS = 3.0V
5
VGS = 3.6V
4
VGS = 5V
3
1
10
VGS = 10V
100
1000
IDS (mA)
FET DRAIN CURRENT vs. DRAIN VOLTAGE
700
VGS = 10V
600
VGS = 5V
500
VGS = 3.6V
400
VGS = 3.0V
300
200
100
0
0
VGS = 2.5V
1
2
3
4
DRAIN VOLTAGE (V)
Pin Description
PIN
1
2
3
4,
9–12
5
6
7
8
13
14
NAME
MIR1
MIR2
N.C.
FUNCTION
Current Mirror Monitor Output, 10:1 Ratio
Current Mirror Monitor Output, 5:1 Ratio
No Connection. Can be connected to
GND for compatibility with the DS1842A.
N.C.
No Connection. Not internally
connected.
CLAMP
Clamp Input. Disables the current mirror
output (MIROUT).
GATE FET Gate Connection
GND Ground
LX
FET Drain Connection. Connect to
switching inductor.
MIRIN Current Mirror Input
MIROUT Current Mirror Output. Connect to APD
bias pin.
EP Exposed Pad. Connect to ground.
Block Diagram
LX
GATE
GND
CLAMP
DS1842
CURRENT MIRROR
CURRENT
LIMIT
THERMAL
SHUTDOWN
MIRIN
MIR1
MIR2
MIROUT
4 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]