DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M41ST84YMQ1TR 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
M41ST84YMQ1TR Datasheet PDF : 31 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
M41ST84Y, M41ST84W
Data Retention Mode
With valid VCC applied, the M41ST84Y/W can be
accessed as described above with READ or
WRITE cycles. Should the supply voltage decay,
the M41ST84Y/W will automatically deselect,
write protecting itself when VCC falls between
VPFD(max) and VPFD(min). This is accomplished
by internally inhibiting access to the clock regis-
ters. At this time, the Reset pin (RST) is driven ac-
tive and will remain active until VCC returns to
nominal levels. When VCC falls below the Battery
Back-up
switched
SfrwoimtchthoeveVr CVColptaingeto(VthSeO)S, NpoAwPeHrAinTp®ut(oisr
external) battery, and the clock registers and
SRAM are maintained from the attached battery
supply.
All outputs become high impedance. On power up,
when VCC returns to a nominal value, write protec-
tion continues for tREC. The RST signal also re-
mains active during this time (see Figure 16, page
14).
For a further more detailed review of lifetime calcu-
lations, please see Application Note AN1012.
Figure 16. Power Down/Up Mode AC Waveforms
VCC
VPFD (max)
VPFD (min)
VSO
tF
PFO
tFB
tRB
tDR
tR
tREC
INPUTS
RECOGNIZED
DON'T CARE
RECOGNIZED
RST
OUTPUTS
VALID
(PER CONTROL INPUT)
HIGH-Z
VALID
(PER CONTROL INPUT)
AI03681
Table 8. Power Down/Up AC Characteristics
Symbol
Parameter(1)
Min
Typ
Max
Unit
tF(2)
VPFD(max) to VPFD(min) VCC Fall Time
300
µs
tFB(3)
VPFD(min) to VSS VCC Fall Time
10
µs
tPFD
PFI to PFO Propagation Delay
15
25
µs
tR
VPFD(min) to VPFD(max) VCC Rise Time
10
µs
tRB
VSS to VPFD(min) VCC Rise Time
1
µs
tREC(4) Power up Deselect Time
40
200
ms
tDR(5)
Expected Data Retention Time
10
YEARS
Note: 1. Valid for Ambient Operating Temperature: TA = –40 to 85°C; VCC = 2.7 to 3.6V or 4.5 to 5.5V (except where noted).
2. VPFD(max) to VPFD(min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after VCC passes
VPFD(min).
3. VPFD(min) to VSS fall time of less than tFB may cause corruption of RAM data.
4. Programmable (see Table 13, page 23)
5. At 25°C (when using SOH28 + M4T28-BR12SH SNAPHAT top); VCC = 0V.
14/31

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]