MAXQ1004 查看數據表（PDF） - Maxim Integrated

零件编号

产品描述 (功能)

生产厂家

MAXQ1004

1-Wire and SPI Authentication Microcontroller

Maxim Integrated 

1-Wire and SPI Authentication Microcontroller

PIN

3–10

2

Pin Description (continued)

NAME

P0.0–P0.7,

INT0–INT7,

MOSI, MISO,

SCLK, SSEL,

TCK, TDI,

TMS, TDO

DQ

FUNCTION

GENERAL-PURPOSE I/O PINS

General-Purpose, Digital I/O, Type D Port/SPI Interface/JTAG Interface/External Edge-

Selectable Interrupt. This port functions as 8-bit I/O and as an alternate interface to external

interrupts. Each interrupt can be individually enabled and the active edge can be selected.

The default reset condition of the pins is as a weak pullup input. To drive port 0 as output, the

port direction register must be programmed to enable output. P0.7–P0.4 default to their JTAG

function on any reset.

PIN

PORT

3

P0.0

4

P0.1

5

P0.2

6

P0.3

7

P0.4

8

P0.5

9

P0.6

10

P0.7

EXTERNAL

INTERRUPT

INT0

INT1

INT2

INT3

INT4

INT5

INT6

INT7

SPECIAL FUNCTION

MOSI: Master Out-Slave In (SPI)

MISO: Master In-Slave Out (SPI)

SCLK: Slave Clock (SPI)

SSEL: Active-Low Slave Select (SPI)

TCK: Test Clock (JTAG)/T0

TDI: Test Data In (JTAG)/T0G

TMS: Test Mode Select (JTAG)

TDO: Test Data Out (JTAG)

1-Wire Slave Interface, I/O. This 5V tolerant, open-drain I/O pin serves as both transmit and

receive pin for the 1-Wire interface. The DQ pin requires an external pullup resistor, the value

of which is determined by the speed mode.

Block Diagram

INTERNAL

REFERENCE

10-BIT ADC

TEMP

SENSOR

AES ENCRYPTION

ENGINE

RANDOM-NUMBER

GENERATOR

16KB FLASH MEMORY

640B DATA SRAM

4KB UTILITY ROM

MAXQ RISC

CPU

WATCHDOG TIMER

INTERNAL

6MHz

OSCILLATOR

VOLTAGE

MONITOR

GND +1.7V TO +3.6V

MAXQ1004

TIMER 0

1-Wire

INTERFACE

JTAG

SPI

GPIO

(UP TO 8)

9

Share Link: