MH16V7245BATJ-6 查看數據表（PDF） - MITSUBISHI ELECTRIC
零件编号
产品描述 (功能)
生产厂家
MH16V7245BATJ-6
MITSUBISHI ELECTRIC
MH16V7245BATJ-6 Datasheet PDF : 23 Pages
| |||
Preliminary Spec.
MITSUBISHI LSIs
MH16V7245BATJ -5, -6
HYPER PAGE MODE 1207959552 - BIT ( 16777216 - WORD BY 72 - BIT ) DYNAMIC RAM
Read and Refresh Cycles
Symbol
Parameter
Limits
-5
-6
Unit
Min Max Min Max
tRC
tRAS
tCAS
tCSH
tRSH
tRCS
tRCH
tRRH
Read cycle time
/RAS iow pulse width
/CAS iow pulse width
/CAS hold time after /RAS iow
/RAS hold time after /CAS iow
Read Setup time after /CAS high
Read hold time after /CAS iow
Read hold time after /RAS iow
84
104
ns
50 10000 60 10000 ns
8 10000 10 10000 ns
30
43
ns
18
20
ns
0
0
ns
(Note 22) 0
0
ns
(Note 22) 0
0
ns
tRAL
tCAL
tORH
Column address to /RAS hold time
Column address to /CAS hold time
/RAS hold time after /OE iow
30
35
ns
13
18
ns
18
20
ns
tOCH /CAS hold time after /OE iow
Note 22: Either tRCH or tRRH must be satisfied for a read cycle.
13
15
ns
Write Cycle (Early Write and Delayed Write)
Symbol
Parameter
tWC
tRAS
tCAS
tCSH
tRSH
tWCS
tWCH
tCWL
tRWL
tWP
tDS
tDH
Write cycle time
/RAS iow pulse width
/CAS iow pulse width
/CAS hold time after /RAS iow
/RAS hold time after /CAS iow
Write setup time before /CAS low
Write hold time after /CAS iow
/CAS hold time after /W iow
/RAS hold time after W iow
Write pulse width
Data setup time before /CAS iow or W iow
Data hold time after /CAS iow or W iow
Limits
-5
-6
Unit
Min Max Min Max
84
104
ns
50 10000 60 10000 ns
8 10000 10 10000 ns
30
35
ns
18
20
ns
(Note 24)
0
0
ns
8
10
ns
8
10
ns
13
15
ns
8
10
ns
-5
-5
ns
13
15
ns
Read-Write and Read-Modify-Write Cycles
Limits
Symbol
Parameter
tRWC Read write/read modify write cycle time
-5
-6
Unit
Min Max Min Max
(Note23) 109
133
ns
tRAS RAS iow pulse width
75 10000 89 10000 ns
tCAS CAS iow pulse width
38 10000 44 10000 ns
tCSH CAS hold time after RAS low
65
77
ns
tRSH
tRCS
tCWD
tRWD
tAWD
RAS hold time after CAS low
Read setup time before CAS low
Delay time, CAS iow to W iow
Delay time, RAS iow to W iow
Delay time, address to W iow
43
49
ns
0
0
ns
(Note24) 28
32
ns
(Note24) 60
72
ns
(Note24) 40
47
ns
tOEH OE hold time after W iow
13
15
ns
Note 23: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.
24: tWCS, tCWD,tRWD ,tAWD and,tCPWD are specified as reference points only. If tWCS≥tWCS(min) the cycle is an early write cycle
and the DQ pins will remain high impedance throughout the entire cycle. If tCWD≥tCWD(min), tRWD≥tRWD (min), tAWD≥tAWD(min)
and tCPWD≥tCPWD(min) (for Hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the
data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until /CAS or /OE
goes back to VIH) is indeteminate.
MIT-DS-0277-0.0
MITSUBISHI
ELECTRIC
( 7 / 23 )
5/Nov./1998
Share Link: 