MM74HCT74 查看數據表（PDF） - Fairchild Semiconductor
零件编号
产品描述 (功能)
生产厂家
MM74HCT74 Datasheet PDF : 10 Pages
| |||
DC Electrical Characteristics
VCC = 5V ±10% (unless otherwise specified).
25°C
TA =
–40°C to
85°C
–55°C to
125°C
Symbol
Parameter
Conditions
Typ.
Guaranteed Limits
Units
VIH Minimum HIGH Level
Input Voltage
2.0
2.0
2.0
V
VIL Maximum LOW Level
Input Voltage
0.8
0.8
0.8
V
VOH Minimum HIGH Level VIN = VIH or VIL, |IOUT| = 20µA
VCC VCC – 0.1 VCC – 0.1 VCC – 0.1 V
Output Voltage
VIN = VIH or VIL, |IOUT| = 4.0mA, 4.2
3.98
3.84
3.7
VCC = 4.5V
VIN = VIH or VIL, |IOUT| = 4.8mA, 5.2
4.98
4.84
4.7
VCC = 5.5V
VOL Maximum LOW Level VIN = VIH or VIL, |IOUT| = 20µA
0
Voltage
VIN = VIH or VIL, |IOUT| = 4.0mA, 0.2
VCC = 4.5V
0.1
0.26
0.1
0.33
0.1
V
0.4
VIN = VIH or VIL, |IOUT| = 4.8mA, 0.2
0.26
0.33
0.4
VCC = 5.5V
IIN Maximum Input
Current
VIN = VCC or GND, VIH or VIL
±0.5
±0.5
±1.0
µA
ICC Maximum Quiescent VIN = VCC or GND, IOUT = 0µA
Supply Current
VIN = 2.4V or 0.5V(4)
2.0
20
80
µA
0.3
0.4
0.5
mA
Note:
4. This is measured per pin. All other inputs are held at VCC Ground.
AC Electrical Characteristics
VCC = 5V, TA = 25°C, CL = 15 pF, tr = tf = 6ns.
Symbol
Parameter
fMAX
Maximum Operating Frequency from Clock to
Q or Q
tPHL, tPLH Maximum Propagation Delay Clock to Q or Q
tPHL, tPLH Maximum Propagation Delay from Preset or
Clear to Q or Q
tREM
Minimum Removal Time, Preset or Clear to
Clock
tS
Minimum Setup Time Data to Clock
tH
Minimum Hold Time Clock to Data
tW
Minimum Pulse Width Clock, Preset or Clear
Conditions
Typ.
50
Guaranteed
Limit
30
Units
MHz
18
30
ns
18
30
ns
20
ns
20
ns
–3
0
ns
8
16
ns
©1984 Fairchild Semiconductor Corporation
MM74HCT74 Rev. 1.4.0
4
www.fairchildsemi.com
Share Link: 