TJA1083TT 查看數據表（PDF） - NXP Semiconductors.

零件编号

产品描述 (功能)

生产厂家

TJA1083TT

FlexRay node transceiver

NXP Semiconductors. 

NXP Semiconductors

TJA1083

FlexRay node transceiver

Table 7. TJA1083 flags and set/reset conditions

Flag name Flag type Flag description

Set condition

bus wake status

flag

indicates if a wake-up

event has occurred

wake-up event on bus

in Standby mode[2]

Normal

mode

status

flag

indicates if the transceiver entering Normal mode

is in Normal mode

transmitter status

enabled flag

indicates the transmitter transmitter enabled[4]

status

BGE

clamped

PWON

status

flag

status

flag

indicates if pin BGE is

clamped

indicates when the digital

section is initialized

BGE HIGH for longer

than tdetCL(BGE)[5]

VCC > Vth(rec)POR

bus error error flag indicates if a bus error has bus error detected[5]

been detected

TEMP

HIGH

TXEN

clamped

UVVCC

error flag indicates if the max.

junction temperature has

been reached

error flag indicates if pin TXEN is

clamped

error flag indicates if there is an

undervoltage at pin VCC

Tvj > Tj(dis)(high)[5]

TXEN LOW for longer

than tdetCL(TXEN)[5]

VCC < Vuvd(VCC) for

longer than tdet(uv)(VCC)

UVVIO

error flag indicates if there is an

undervoltage at pin VIO

VIO < Vuvd(VIO) for

longer than tdet(uv)(VIO)

SPI error error flag indicates if an SPI error

has occurred

SPI error detected[8]

Reset condition[1]

transition to Normal

mode

leaving Normal mode

Consequence of

flag set

RXD  LOW;

ERRN  LOW [3]

-

transmitter disabled -

BGE LOW[5]

-

transition to Normal -

mode

no bus error detected or ERRN  LOW [6]

positive edge on

TXEN[5]

TXEN = HIGH while

Tvj < Tj(dis)(high)[5]

ERRN  LOW [6];

transmitter disabled

TXEN = HIGH[5]

ERRN  LOW [6];

transmitter disabled

VCC > Vuvr(VCC) for

longer than trec(uv)(VCC)

ERRN  LOW [6];

entering Standby

mode

VIO > Vuvr(VIO) for longer ERRN  LOW [6];

than trec(uv)(VIO)

entering Standby

mode

falling edge on SCSN

ERRN  LOW [7];

SDO goes to a high

impedance state

[1] All flags, except for the PWON flag, are reset after a power-on reset.

[2] If an undervoltage has not been detected on pin VCC.

[3] If STBN = LOW.

[4] If BGE = HIGH, the Normal mode flag is set, the TEMP HIGH flag is not set and the TXEN clamped flag is not set.

[5] Flag can only be set or reset in Normal mode or on leaving Normal mode.

[6] If STBN = HIGH.

[7] If STBN = HIGH in SPI mode

[8] The SPI error flag is set when:

a) more than 16 falling edges occur on pin SCLK while pin SCSN = LOW

b) less than 16 falling edges occur on pin SCLK while pin SCSN = LOW.

6.7 TJA1083 status register

The TJA1083 contains a 16-bit status register, of which bits S0 to S4 reflect the state of

the status flags, bits S5 to S10 reflect the state of the error flags and bit S15 is a parity bit.

All flags can be individually read out on pin SDO via a 16-bit SPI interface when the

transceiver is configured in SPI mode. The status register bits are described in Table 8.

TJA1083

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1 — 10 October 2012

© NXP B.V. 2012. All rights reserved.

13 of 41

Share Link: