W9812G6JH-5 查看數據表（PDF） - Winbond

零件编号

产品描述 (功能)

生产厂家

W9812G6JH-5

2M X 4 BANKS X 16 BITS SDRAM

Winbond 

W9812G6JH

Notes:

1. Operation exceeds “Absolute Maximum Ratings” may cause permanent damage to the devices.

2. All voltages are referenced to VSS.

3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the

minimum values of tCK and tRC.

4. These parameters depend on the output loading conditions. Specified values are obtained with

output open.

5. Power up sequence is further described in the “Functional Description” section.

6. AC test load diagram.

output

Z = 50 ohms

1.4 V

50 ohms

30pF

AC TEST LOAD

7. tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to

output level.

8. Assumed input rise and fall time (tT) = 1nS.

If tr & tf is longer than 1nS, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]nS should be added to the parameter

9. If clock rising time (tT) is longer than 1nS, (tT/2-0.5)nS should be added to the parameter.

- 16 -

Publication Release Date: Jun. 25, 2013

Revision A06

Share Link: